Juan A. Montiel-Nelson
Orcid: 0000-0003-4323-8097
According to our database1,
Juan A. Montiel-Nelson
authored at least 76 papers
between 1993 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
An Edge Computing Application of Fundamental Frequency Extraction for Ocean Currents and Waves.
Sensors, March, 2024
Ultra-low power sensor devices for monitoring physical activity and respiratory frequency in farmed fish.
CoRR, 2024
2023
Integer Arithmetic Algorithm for Fundamental Frequency Identification of Oceanic Currents.
Sensors, July, 2023
Tidal Current Fundamental Frequency Determination Algorithm for Integer Arithmetic Units.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
Design of a Sensor Network for Deep-Water Current Monitoring in Aquaculture Facilities.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
2022
High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology.
Sensors, 2022
2021
Application of NSGA-II to Obtain the Charging Current-Time Tradeoff Curve in Battery Based Underwater Wireless Sensor Nodes.
Sensors, 2021
A New Method for Gaining the Control of Standalone Underwater Sensor Nodes Based on Power Supply Sensing.
Sensors, 2021
Sensors, 2021
2020
Sensors, 2020
From operculum and body tail movements to different coupling of physical activity and respiratory frequency in farmed gilthead sea bream and European sea bass. Insights on aquaculture biosensing.
Comput. Electron. Agric., 2020
2019
Versatile CMOS Current Conveyor for Digital VLSI Systems with Low-Voltage Power Supply.
J. Low Power Electron., 2019
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
2018
Microelectron. J., 2018
J. Low Power Electron., 2018
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Antenna Design for Magnetic Energy Transmission to Low Frequency RFID Tags in Small Aquaculture Tanks.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Proceedings of the Conference on Design of Circuits and Integrated Systems, 2018
2017
Microelectron. J., 2017
J. Low Power Electron., 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
2015
Design and Optimization of a Low Power Pressure Sensor for Wireless Biomedical Applications.
J. Sensors, 2015
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015
High performance single supply CMOS inverter level up shifter for multi: supply voltages domains.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
2014
Analysis and optimization of dynamically reconfigurable regenerative comparators for ultra-low power 6-bit TC-ADCs in 90 nm CMOS technologies.
Microelectron. J., 2014
Deadzone compensation in motion control systems using model reference direct inverse control.
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
A very low power 7.9 bit MEMS pressure sensor suitable for batteryless RFID applications.
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
2012
A low power voltage limiter for a full passive UHF RFID sensor on a 0.35 μm CMOS process.
Microelectron. J., 2012
2010
Electro-Quasistatic Analysis of an Electrostatic Induction Micromotor Using the Cell Method.
Sensors, 2010
Application of genetic algorithm in computing the tradeoffs between power consumption versus delay in digital integrated circuit design.
Microelectron. J., 2010
A Genetic Algorithm Methodology to Find the Maximum Datapath Coverage for Combinational Logic Circuits.
J. Circuits Syst. Comput., 2010
Application of Mixed Integer Linear Programming in the Generation of Vectors with Maximum Datapath Coverage for Combinational Logic Circuits.
J. Circuits Syst. Comput., 2010
Low-energy multi-path adiabatic CMOS driver for low-energy system applications with large capacitive load.
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects.
IEEE Trans. Very Large Scale Integr. Syst., 2009
CMOS design and analysis of low-voltage signaling methodology for energy efficient on-chip interconnects.
Microelectron. J., 2009
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-energy Applications.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
High Performance CMOS 2-input NAND Based on Low-race Split-level Charge-recycling Pass-transistor Logic.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
High Performance Bootstrapped CMOS Dual Supply Level Shifter for 0.5V Input and 1V Output.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
2008
A CMOS adiabatic inverter operating with a single clock power supply to reduce non-adiabatic loss.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008
Low energy CMOS true single phase power supply clocking adiabatic differential cascode voltage switch logic circuit.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008
2007
IEEE Trans. Circuits Syst. II Express Briefs, 2007
Microelectron. J., 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
High performance bootstrapped CMOS low to high-swing level-converter for on-chip interconnects.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
Efficient CMOS driver-receiver pair with low-swing signaling for on-chip interconnects.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
2006
IEEE Trans. Circuits Syst. II Express Briefs, 2006
Low Power and High Performance Arithmetic Circuits in Feedthrough CMOS Logic Family for Low Power Applications.
J. Low Power Electron., 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of 11th IEEE International Conference on Emerging Technologies and Factory Automation, 2006
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006
Proceedings of the Conference on Design, Automation and Test in Europe, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2004
IEEE Trans. Circuits Syst. I Regul. Pap., 2004
Functional Vector Generation for Combinational Circuits Based on Data Path Coverage Metric and Mixed Integer Linear Programming.
Proceedings of the 5th International Symposium on Quality of Electronic Design (ISQED 2004), 2004
Proceedings of the 2004 Design, 2004
2001
A Compact Layout Technique for Reducing Switching Current Effects in High Speed Circuits.
Proceedings of the 2nd International Symposium on Quality of Electronic Design (ISQED 2001), 2001
Efficient computation of the area/power consumption versus delay tradeoff curve for circuit critical path optimization.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
A compact layout technique to minimize high frequency switching effects in high speed circuits.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
Proceedings of the 2000 Design, 2000
1999
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999
Proceedings of the 1999 Design, 1999
1998
A CORDIC processor for FFT computation and its implementation using gallium arsenide technology.
IEEE Trans. Very Large Scale Integr. Syst., 1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
Proceedings of the 1998 Design, 1998
1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
1993
Microprocess. Microprogramming, 1993
Using the ES2 library and SILOS simulator in the development of a single chip with three processors and analog IO.
Proceedings of the 1993 Euromicro Workshop on Parallel and Distributed Processing, 1993