Lifeng Nai

Orcid: 0000-0002-8801-9384

According to our database1, Lifeng Nai authored at least 26 papers between 2013 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
V10: Hardware-Assisted NPU Multi-tenancy for Improved Resource Utilization and Fairness.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

TripLe: Revisiting Pretrained Model Reuse and Progressive Learning for Efficient Vision Transformer Scaling and Searching.
Proceedings of the IEEE/CVF International Conference on Computer Vision, 2023

2021
NeuroMeter: An Integrated Power, Area, and Timing Modeling Framework for Machine Learning Accelerators Industry Track Paper.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021

2020
The LDBC Graphalytics Benchmark.
CoRR, 2020

2019
Thermal-aware processing-in-memory instruction offloading.
J. Parallel Distributed Comput., 2019

2018
Enabling Efficient Graph Computing with Near-data Processing Techniques.
PhD thesis, 2018

CODA: Enabling Co-location of Computation and Data for Multiple GPU Systems.
ACM Trans. Archit. Code Optim., 2018

CoolPIM: Thermal-Aware Source Throttling for Efficient PIM Instruction Offloading.
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium, 2018

2017
CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory.
ACM Trans. Archit. Code Optim., 2017

Exploring big graph computing - An empirical study from architectural perspective.
J. Parallel Distributed Comput., 2017

CODA: Enabling Co-location of Computation and Data for Near-Data Processing.
CoRR, 2017

SimProf: A Sampling Framework for Data Analytic Workloads.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017

Finding Top K Shortest Simple Paths with Improved Space Efficiency.
Proceedings of the Fifth International Workshop on Graph Data-management Experiences & Systems, 2017

2016
LDBC Graphalytics: A Benchmark for Large-Scale Graph Analysis on Parallel and Distributed Platforms.
Proc. VLDB Endow., 2016

Analyzing Consistency Issues in HMC Atomics.
Proceedings of the Second International Symposium on Memory Systems, 2016

2015
GraphBIG: understanding graph computing in the context of industrial solutions.
Proceedings of the International Conference for High Performance Computing, 2015

Instruction Offloading with HMC 2.0 Standard: A Case Study for Graph Traversals.
Proceedings of the 2015 International Symposium on Memory Systems, 2015

Towards Balance-Affinity Tradeoff in Concurrent Subgraph Traversals.
Proceedings of the 2015 IEEE International Parallel and Distributed Processing Symposium, 2015

2014
A Highly Efficient Runtime and Graph Library for Large-Scale Graph Analytics.
Proceedings of the Second International Workshop on Graph Data Management Experiences and Systems, 2014

TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels.
Proceedings of the 2014 IEEE 28th International Parallel and Distributed Processing Symposium, 2014

Concurrent image query using local random walk with restart on large scale graphs.
Proceedings of the 2013 IEEE International Conference on Multimedia and Expo Workshops, 2014

Cache-conscious graph collaborative filtering on multi-socket multicore systems.
Proceedings of the Computing Frontiers Conference, CF'14, 2014

Graph analytics and storage.
Proceedings of the 2014 IEEE International Conference on Big Data (IEEE BigData 2014), 2014

2013
Reducing False Transactional Conflicts with Speculative Sub-Blocking State - An Empirical Study for ASF Transactional Memory System.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013


  Loading...