Hyojong Kim

According to our database1, Hyojong Kim authored at least 20 papers between 2010 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
Traversing Large Graphs on GPUs with Unified Memory.
Proc. VLDB Endow., 2020

Edge-Tailored Perception: Fast Inferencing in-the-Edge with Efficient Model Distribution.
CoRR, 2020

Batch-Aware Unified Memory Management in GPUs for Irregular Workloads.
Proceedings of the ASPLOS '20: Architectural Support for Programming Languages and Operating Systems, 2020

2019
Thermal-aware processing-in-memory instruction offloading.
J. Parallel Distributed Comput., 2019

FlashGPU: Placing New Flash Next to GPU Cores.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018
CODA: Enabling Co-location of Computation and Data for Multiple GPU Systems.
ACM Trans. Archit. Code Optim., 2018

Performance Characterisation and Simulation of Intel's Integrated GPU Architecture.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2018

CoolPIM: Thermal-Aware Source Throttling for Efficient PIM Instruction Offloading.
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium, 2018

2017
CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory.
ACM Trans. Archit. Code Optim., 2017

Louvre: Light-weight Ordering Using Versioning for Release Consistency.
CoRR, 2017

CODA: Enabling Co-location of Computation and Data for Near-Data Processing.
CoRR, 2017

SimProf: A Sampling Framework for Data Analytic Workloads.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017

2015
OpenCL Performance Evaluation on Modern Multicore CPUs.
Sci. Program., 2015

Accelerating Application Start-up with Nonvolatile Memory in Android Systems.
IEEE Micro, 2015

Understanding Energy Aspects of Processing-near-Memory for HPC Workloads.
Proceedings of the 2015 International Symposium on Memory Systems, 2015

2014
Settling time optimization technique for binary-weighted digital-to-analog converter.
IEICE Electron. Express, 2014

Harmonica: An FPGA-Based Data Parallel Soft Core.
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014

2013
OpenCL Performance Evaluation on Modern Multi Core CPUs.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

2010
A dual-rail voltage supply for battery powered portable devices.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010


  Loading...