Ligang Hou

According to our database1, Ligang Hou authored at least 32 papers between 2009 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Urban Electricity Demand Forecasting with a Hybrid Machine Learning Model.
Proceedings of the IEEE International Conference on Networking, Sensing and Control, 2023

A Fuzzy Time Series Forecasting Model for Urban Mid- and Long-term Electricity Load Forecasting.
Proceedings of the IEEE International Conference on Networking, Sensing and Control, 2023

2020
Analysis and Computational Methods for a Reader Solenoid Coil Used in Industrial Environments.
IEEE Trans. Ind. Electron., 2020

2019
The Improved Joint Bayesian Method for Person Re-identification Across Different Camera.
J. Inf. Process. Syst., 2019

Linear Offset-Free Model Predictive Control in the Dynamic PLS Framework.
Inf., 2019

2018
Time-varying algorithm for swarm robotics.
IEEE CAA J. Autom. Sinica, 2018

2017
On-chip thermal management method based on phase change material.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

TSV modelling in 3D IC thermoelectric simulation.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

2016
Dummy TSV based bit-line optimization in 3D on-chip memory.
Proceedings of the 2016 IEEE International Conference on Electro Information Technology, 2016

2015
A novel thermal-aware structure of TSV cluster.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015

A TSV alignment design for multilayer 3D IC.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Reusable IO technique for improved utility of IC test circuit area.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Design and testing of CMOS compatible EEPROM.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Novel CMOS technology compatible nonvolatile on-chip hybrid memory.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

The design of face recognition system based on ARM9 embedded platform.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

DCPG: Double-control power gating technique for a 28 nm Cortex™-A9 MPCore Quad-core processor.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Transaction level model of HDMI transmitter based on System Verilog.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

A fast vector reuse verification method for standard cell library.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

A thermal-aware distribution method of TSV in 3D IC.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

2013
Design and test of an SRAM chip.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

CMOS 1.2V bandgap voltage reference design.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

2011
Leakage current, active power, and delay analysis of dynamic dual V<sub>t</sub> CMOS circuits under P-V-T fluctuations.
Microelectron. Reliab., 2011

Impedance Adapting Compensation for Low-Power Multistage Amplifiers.
IEEE J. Solid State Circuits, 2011

A study of dual-Vt configurations of an 8T SRAM cell in 45nm.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

TSV based 3D IC wire length calculation algorithm.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

2010
Application of PSO-Adaptive Neural-fuzzy Inference System (ANFIS) in Analog Circuit Fault Diagnosis.
Proceedings of the Advances in Swarm Intelligence, First International Conference, 2010

Fan-in sensitive low power dynamic circuits performance statistical characterization.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010

Domino gate with modified voltage keeper.
Proceedings of the 11th International Symposium on Quality of Electronic Design (ISQED 2010), 2010

Neural network based power estimation on chip specification.
Proceedings of the 3rd International Conference on Information Sciences and Interaction Sciences (ICIS 2010), 2010

2009
Fault Diagnosis of Analog IC Based on Wavelet Neural Network Ensemble.
Proceedings of the Advances in Neural Networks, 2009

Estimation for Speed and Leakage Power of Dual Threshold Domino OR Based on Wavelet Neural Networks.
Proceedings of the Advances in Neural Networks, 2009

Switching and leakage power modeling for multiple-supply dynamic gate with delay constraining based on wavelet neural networks.
Proceedings of the International Joint Conference on Neural Networks, 2009


  Loading...