Maged M. Michael

Affiliations:
  • IBM Research


According to our database1, Maged M. Michael authored at least 46 papers between 1995 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2020
Brief Announcement: Hazard Pointer Protection of Structures with Immutable Links.
Proceedings of the PODC '20: ACM Symposium on Principles of Distributed Computing, 2020

2019
A Practical, Scalable, Relaxed Priority Queue.
Proceedings of the 48th International Conference on Parallel Processing, 2019

2015
Software Support and Evaluation of Hardware Transactional Memory on Blue Gene/Q.
IEEE Trans. Computers, 2015

PLDI 2004: Scalable Lock-Free Dynamic Memory Allocation.
ACM SIGPLAN Notices, 2015

Transactional memory support in the IBM POWER8 processor.
IBM J. Res. Dev., 2015

Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.
Proceedings of the 42nd Annual International Symposium on Computer Architecture, 2015

2013
The Balancing Act of Choosing Nonblocking Features.
ACM Queue, 2013

Robust architectural support for transactional memory in the power architecture.
Proceedings of the 40th Annual International Symposium on Computer Architecture, 2013

2012
Evaluation of blue Gene/Q hardware support for transactional memories.
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2012

2011
Laws of order: expensive synchronization in concurrent algorithms cannot be eliminated.
Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2011

2010
Why the grass may not be greener on the other side: a comparison of locking vs. transactional memory.
ACM SIGOPS Oper. Syst. Rev., 2010

Lock elision for read-only critical sections in Java.
Proceedings of the 2010 ACM SIGPLAN Conference on Programming Language Design and Implementation, 2010

A Case for Including Transactions in OpenMP.
Proceedings of the Beyond Loop Level Parallelism in OpenMP: Accelerators, 2010

Real Java applications in software transactional memory.
Proceedings of the 2010 IEEE International Symposium on Workload Characterization, 2010

Memory Management in Concurrent Algorithms.
Proceedings of the Computer Aided Verification, 22nd International Conference, 2010

2009
Compiler and runtime techniques for software transactional memory optimization.
Concurr. Comput. Pract. Exp., 2009

Idempotent work stealing.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

Reducing Memory Ordering Overheads in Software Transactional Memory.
Proceedings of the CGO 2009, 2009

2008
Software Transactional Memory: Why Is It Only a Research Toy?
ACM Queue, 2008

RingSTM: scalable transactions with a single atomic instruction.
Proceedings of the SPAA 2008: Proceedings of the 20th Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2008

Implementing and Exploiting Inevitability in Software Transactional Memory.
Proceedings of the 2008 International Conference on Parallel Processing, 2008

2007
Why the grass may not be greener on the other side: a comparison of locking vs. transactional memory.
Proceedings of the 4th workshop on Programming languages and operating systems, 2007

A theory of memory models.
Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2007

Scale-up x Scale-out: A Case Study using Nutch/Lucene.
Proceedings of the 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), 2007

Scalability of the Nutch search engine.
Proceedings of the 21th Annual International Conference on Supercomputing, 2007

Experiences Understanding Performance in a Commercial Scale-Out Environment.
Proceedings of the Euro-Par 2007, 2007

2004
Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects.
IEEE Trans. Parallel Distributed Syst., 2004

Practical Lock-Free and Wait-Free LL/SC/VL Implementations Using 64-Bit CAS.
Proceedings of the Distributed Computing, 18th International Conference, 2004

Brief announcement: completing the lock-free dynamic cycle.
Proceedings of the Twenty-Third Annual ACM Symposium on Principles of Distributed Computing, 2004

Scalable lock-free dynamic memory allocation.
Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation 2004, 2004

2003
CAS-Based Lock-Free Algorithm for Shared Deques.
Proceedings of the Euro-Par 2003. Parallel Processing, 2003

2002
High performance dynamic lock-free hash tables and list-based sets.
Proceedings of the Fourteenth Annual ACM Symposium on Parallel Algorithms and Architectures, 2002

Safe memory reclamation for dynamic lock-free objects using atomic reads and writes.
Proceedings of the Twenty-First Annual ACM Symposium on Principles of Distributed Computing, 2002

2001
High-throughout coherence control and hardware messaging in Everest.
IBM J. Res. Dev., 2001

2000
High-Throughput Coherence Controllers.
Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, 2000

1999
Coherence Controller Architectures for Scalable Shared-Memory Multiprocessors.
IEEE Trans. Computers, 1999

Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors.
Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, 1999

1998
Nonblocking Algorithms and Preemption-Safe Locking on Multiprogrammed Shared Memory Multiprocessors.
J. Parallel Distributed Comput., 1998

The Design of COMPASS: An Execution Driven Simulator for Commercial Applications Running on Shared Memory Multiprocessors.
Proceedings of the 12th International Parallel Processing Symposium / 9th Symposium on Parallel and Distributed Processing (IPPS/SPDP '98), March 30, 1998

1997
Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors.
Proceedings of the 24th International Symposium on Computer Architecture, 1997

Accuracy and Speedup of Parallel Trace-Driven Architectural Simulation.
Proceedings of the 11th International Parallel Processing Symposium (IPPS '97), 1997

Relative Performance of Preemption-Safe Locking and Non-Blocking Synchronization on Multiprogrammed Shared Memory Multiprocessors.
Proceedings of the 11th International Parallel Processing Symposium (IPPS '97), 1997

1996
An Efficient Algorithm for Concurrent Priority Queue Heaps.
Inf. Process. Lett., 1996

Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms.
Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, 1996

The Augmint multiprocessor simulation toolkit for Intel x86 architectures.
Proceedings of the 1996 International Conference on Computer Design (ICCD '96), 1996

1995
Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors.
Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture (HPCA 1995), 1995


  Loading...