Marco Cusmai
Orcid: 0009-0005-1130-627X
  According to our database1,
  Marco Cusmai
  authored at least 9 papers
  between 2010 and 2025.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
  2025
    IEEE J. Solid State Circuits, January, 2025
    
  
  2024
    Proceedings of the IEEE International Solid-State Circuits Conference, 2024
    
  
Design of 224Gb/s DSP-Based Transceiver in CMOS Technology: Signal Integrity, Architecture, Circuits, and Packaging.
    
  
    Proceedings of the IEEE Custom Integrated Circuits Conference, 2024
    
  
  2023
A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-Based SerDes Receiver With Hybrid AFE Capable of Supporting Long Reach Channels.
    
  
    IEEE J. Solid State Circuits, 2023
    
  
  2022
    Proceedings of the IEEE International Solid-State Circuits Conference, 2022
    
  
  2011
    IEEE J. Solid State Circuits, 2011
    
  
  2010
Insights Into Wideband Fractional ADPLLs: Modeling and Calibration of Nonlinearity Induced Fractional Spurs.
    
  
    IEEE Trans. Circuits Syst. I Regul. Pap., 2010
    
  
A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation.
    
  
    IEEE J. Solid State Circuits, 2010
    
  
A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation.
    
  
    Proceedings of the IEEE International Solid-State Circuits Conference, 2010