Mariko Sugawara

According to our database1, Mariko Sugawara authored at least 10 papers between 2009 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
Understanding storage traffic characteristics on enterprise virtual desktop infrastructure.
Proceedings of the 10th ACM International Systems and Storage Conference, 2017

2015
40-Gb/s transmission over 100-m OM3 fiber using a novel optical transmitter with narrow-core polymer waveguide.
Proceedings of the European Conference on Optical Communication, 2015

2014
A 40-Gb/s VCSEL transmitter for optical interconnect with group-delay compensation pre-emphasis.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2014

40-Gb/s FPC-based optical transceiver with integrated-lens on small active area diameter of photodiode.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2014

8.9 A 40Gb/s VCSEL over-driving IC with group-delay-tunable pre-emphasis for optical interconnection.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014

2013
25-Gb/s transmission over 250-m MMF using over-drive of 10-Gb/s VCSEL by utilizing asymmetric pre-emphasis.
Proceedings of the 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC), 2013

Improvement of transmission distance of a 25-Gb/s FPC-OE with polymer waveguide by a microlens-imprinted film.
Proceedings of the 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC), 2013

2010
A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS.
IEEE J. Solid State Circuits, 2010

2009
A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS.
IEEE J. Solid State Circuits, 2009

A single-40Gb/s dual-20Gb/s serializer IC with SFI-5.2 interface in 65nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009


  Loading...