Mosin Mondal

According to our database1, Mosin Mondal authored at least 13 papers between 2005 and 2010.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2010
Efficient hierarchical discretization of off-chip power delivery network geometries for 2.5D electrical analysis.
Proceedings of the 11th International Symposium on Quality of Electronic Design (ISQED 2010), 2010

2009
Design of Thermally Robust Clock Trees Using Dynamically Adaptive Clock Buffers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

2008
Accurate Analytical Modeling of Frequency Dependent Loop Self-inductance.
J. Circuits Syst. Comput., 2008

2007
A Methodology for the Estimation of Capacitive Crosstalk-Induced Short-Circuit Energy.
J. Circuits Syst. Comput., 2007

Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

Parameter-Variation-Aware Analysis for Noise Robustness.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

Estimation of Capacitive Crosstalk-Induced Short-Circuit Energy.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Thermally robust clocking schemes for 3D integrated circuits.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

2006
Accurate Loop Self Inductance Bound for Efficient Inductance Screening.
IEEE Trans. Very Large Scale Integr. Syst., 2006

Reliability Analysis for On-chip Networks under RC Interconnect Delay Variation.
Proceedings of the 1st International ICST Conference on Nano-Networks, 2006

2005
Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005


  Loading...