Motoki Kimura

According to our database1, Motoki Kimura authored at least 16 papers between 2001 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
A 12-nm Autonomous Driving Processor With 60.4 TOPS, 13.8 TOPS/W CNN Executed by Task-Separated ASIL D Control.
IEEE J. Solid State Circuits, 2022

2021
End-to-End Monocular Vanishing Point Detection Exploiting Lane Annotations.
CoRR, 2021

4.2 A 12nm Autonomous-Driving Processor with 60.4TOPS, 13.8TOPS/W CNN Executed by Task-Separated ASIL D Control.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2017
Solar Power Plant Detection on Multi-Spectral Satellite Imagery using Convolutional Neural Networks with Feedback Model and m-PCNN Fusion.
CoRR, 2017

Moon observations for small satellite radiometric calibration.
Proceedings of the 2017 IEEE International Geoscience and Remote Sensing Symposium, 2017

Solar Power Plant Detection on Multi-Spectral Satellite Imagery using Weakly-Supervised CNN with Feedback Features and m-PCNN Fusion.
Proceedings of the British Machine Vision Conference 2017, 2017

2014
Hardware accelerated novel optical de novo assembly for large-scale genomes.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014

2013
A low-power Adaboost-based object detection processor using Haar-like features.
Proceedings of the IEEE Third International Conference on Consumer Electronics, 2013

2010
A 342 mW Mobile Application Processor With Full-HD Multi-Standard Video Codec and Tile-Based Address-Translation Circuits.
IEEE J. Solid State Circuits, 2010

2009
A Full HD Multistandard Video Codec for Mobile Applications.
IEEE Micro, 2009

A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS.
IEEE J. Solid State Circuits, 2009

A 342mW mobile application processor with full-HD multi-standard video codec.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

Development of full-HD multi-standard video CODEC IP based on heterogeneous multiprocessor architecture.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009

2005
Architecture of IEEE802.11i Cipher Algorithms for Embedded Systems.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

2003
Implementation of Java Accelerator for High-Performance Embedded Systems.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003

2001
High Performance Java Hardware Engine and Software Kernel for Embedded Systems.
Proceedings of the SOC Design Methodologies, 2001


  Loading...