Ping Yang

Affiliations:
  • Texas Instruments, VLSI Laboratory, Dallas, TX, USA


According to our database1, Ping Yang authored at least 30 papers between 1982 and 2001.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2001
Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?
Proceedings of the 38th Design Automation Conference, 2001

1995
A submicron DC MOSFET model for simulation of analog circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995

1993
A Monte Carlo approach for power estimation.
IEEE Trans. Very Large Scale Integr. Syst., 1993

Algorithms for transient three-dimensional mixed-level circuit and device simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993

A new matrix solution technique for general circuit simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993

Design for reliability: the major challenge for VLSI.
Proc. IEEE, 1993

Efficient and Robust Path Tracing Algorithm for DC Convergence Problem.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993

An accurate grid local truncation error for device simulation.
Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, 1993

Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits.
Proceedings of the 30th Design Automation Conference. Dallas, 1993

1992
McPOWER: a Monte Carlo approach to power estimation.
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992

1991
An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991

Direct circuit simulation algorithms for parallel processing [VLSI].
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991

Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications.
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991

1990
Probabilistic simulation for reliability analysis of CMOS VLSI circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990

A Parallel Block-Diagonal Preconditioned Conjugate-Gradient Solution Algorithm for Circuit and Device Simulations.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990

1989
New implicit integration method for efficient latency exploitation in circuit simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989

SIERRA: a 3-D device simulator for reliability modeling.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989

Electromigration median time-to-failure based on a stochastic current waveform.
Proceedings of the Computer Design: VLSI in Computers and Processors, 1989

Computation of bus current variance for reliability estimation of VLSI circuits.
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989

PGS and PLUCGS-two new matrix solution techniques for general circuit simulation.
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989

1988
Parametric yield optimization for MOS circuit blocks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1988

CREST-a current estimator for CMOS circuits.
Proceedings of the 1988 IEEE International Conference on Computer-Aided Design, 1988

A dormant subcircuit model for maximizing iteration latency.
Proceedings of the 1988 IEEE International Conference on Computer-Aided Design, 1988

A submicron MOSFET model for simulation of analog circuits.
Proceedings of the 1988 IEEE International Conference on Computer-Aided Design, 1988

Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits.
Proceedings of the 25th ACM/IEEE Conference on Design Automation, 1988

1987
A Predictor/CAD Model for Buried-Channel MOS Transistors.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

SPIDER -- A CAD System for Modeling VLSI Metallization Patterns.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

1986
An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1986

1985
Transient Sensitivity Computation for MOSFET Circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1985

1982
SPICE Modeling for Small Geometry MOSFET Circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1982


  Loading...