Praveen Kumar Venkatachala

Orcid: 0000-0002-0761-9610

According to our database1, Praveen Kumar Venkatachala authored at least 20 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A Rail-to-Rail 12 MS/s 91.3 dB SNDR 94.1 dB DR Two-Step SAR ADC With Integrated Input Buffer Using Predictive Level-Shifting.
IEEE J. Solid State Circuits, December, 2023

2021
A Pseudo-Pseudo-Differential ADC Achieving 105dB SNDR in 10kHz Bandwidth Using Ring Amplifier Based Integrators.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

2020
A Charge-Domain Switched-G<sub>m</sub>-C Band-Pass Filter Using Interleaved Semi-Passive Charge-Sharing Technique.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational Amplifiers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
A 10-mW 16-b 15-MS/s Two-Step SAR ADC With 95-dB DR Using Dual-Deadzone Ring Amplifier.
IEEE J. Solid State Circuits, 2019

A 10mW 16b 15MS/s Two-Step SAR ADC with 95dB DR Using Dual-Deadzone Ring-Amplifier.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

Cascoded Ring Amplifiers for High Speed and High Accuracy Settling.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Application of Ring-Amplifiers for Low-Power Wide-Bandwidth Digital Subsampling ADC-PLL.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Gm-Free Assisted Opamp Technique for Continuous Time Delta-Sigma Modulators.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

An 80mA Capacitor-Less LDO with 6.5µA Quiescent Current and No Frequency Compensation Using Adaptive-Deadzone Ring Amplifier.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2019

2018
Power Optimized Comparator Selecting Method For Stochastic ADC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Passive Compensation for Improved Settling and Large Signal Stabilization of Ring Amplifiers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Process Invariant Biasing of Ring Amplifiers Using Deadzone Regulation Circuit.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

An Empirical Study of the Settling Performance of Ring Amplifiers for Pipelined ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

A Power Efficient SAR Algorithm for High Resolution ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
A highly compact wideband continuous-time transimpedance low-pass filter.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

Voltage domain correction technique for timing skew errors in time interleaved ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

A multi-path ring amplifier with dynamic biasing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

A 74.33 dB SNDR 20 MSPS 2.74 mW pipelined ADC using a dynamic deadzone ring amplifier.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017

2016
A 0.6mW 31MHz 4<sup>th</sup>-order low-pass filter with +29dBm IIP3 using self-coupled source follower based biquads in 0.18µm CMOS.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016


  Loading...