Qicheng Huang

Orcid: 0000-0003-2891-6662

According to our database1, Qicheng Huang authored at least 22 papers between 2015 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Efficient Test Chip Design via Smart Computation.
ACM Trans. Design Autom. Electr. Syst., March, 2023

Compound minirhizotron device for root phenotype and water content near root zone.
Comput. Electron. Agric., February, 2023

2021
Memory-Efficient Adaptive Test Pattern Reordering for Accurate Diagnosis.
Proceedings of the 39th IEEE VLSI Test Symposium, 2021

2020
Towards Smarter Diagnosis: A Learning-based Diagnostic Outcome Previewer.
ACM Trans. Design Autom. Electr. Syst., 2020

Knowledge Transfer for Diagnosis Outcome Preview with Limited Data.
Proceedings of the IEEE International Test Conference, 2020

LAIDAR: Learning for Accuracy and Ideal Diagnostic Resolution.
Proceedings of the IEEE International Test Conference, 2020

Diagnosis Outcome Prediction on Limited Data via Transferred Random Forest.
Proceedings of the IEEE International Test Conference in Asia, 2020

Adaptive Test Pattern Reordering for Diagnosis using k-Nearest Neighbors.
Proceedings of the IEEE International Test Conference in Asia, 2020

2019
Diagnosis Outcome Preview through Learning.
Proceedings of the 37th IEEE VLSI Test Symposium, 2019

Improving Test Chip Design Efficiency via Machine Learning.
Proceedings of the IEEE International Test Conference, 2019

IPSA: Integer Programming via Sparse Approximation for Efficient Test-Chip Design.
Proceedings of the 37th IEEE International Conference on Computer Design, 2019

2018
一种云环境下的主机负载预测方法 (Workload Forecasting Method in Cloud).
计算机科学, 2018

Improving Diagnosis Efficiency via Machine Learning.
Proceedings of the IEEE International Test Conference, 2018

2016
An aggregating based model order reduction method for power grids.
Integr., 2016

High-speed link verification based on statistical inference.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

An improved delayed signal cancellation PLL for fast grid synchronization under distorted and unbalanced grid condition.
Proceedings of the 2016 IEEE Industry Applications Society Annual Meeting, 2016

Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits.
Proceedings of the 53rd Annual Design Automation Conference, 2016

Efficient performance modeling of analog integrated circuits via kernel density based sparse regression.
Proceedings of the 53rd Annual Design Automation Conference, 2016

2015
Efficient bit error rate estimation for high-speed link by Bayesian model fusion.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits.
Proceedings of the 52nd Annual Design Automation Conference, 2015

PGMOR: An Efficient Model Order Reduction Method for Power Grids.
Proceedings of the 14th International Conference on Computer-Aided Design and Computer Graphics, 2015

SIPredict: Efficient post-layout waveform prediction via System Identification.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015


  Loading...