Sudhakar Muddu

According to our database1, Sudhakar Muddu authored at least 22 papers between 1994 and 2010.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2010
Accurate Predictive Interconnect Modeling for System-Level Design.
IEEE Trans. Very Large Scale Integr. Syst., 2010

2008
Defocus-Aware Leakage Estimation and Control.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2008

2002
Provably good global buffering by generalized multiterminalmulticommodity flow approximation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2002

Estimation needs for future networking systems interconnect.
Proceedings of the Fourth IEEE/ACM International Workshop on System-Level Interconnect Prediction (SLIP 2002), 2002

2001
Practical Approximation Algorithms for Separable Packing Linear Programs.
Proceedings of the Algorithms and Data Structures, 7th International Workshop, 2001

Noise Model for Multiple Segmented Coupled RC Interconnects.
Proceedings of the 2nd International Symposium on Quality of Electronic Design (ISQED 2001), 2001

Provably good global buffering by multi-terminal multicommodity flow approximation.
Proceedings of ASP-DAC 2001, 2001

2000
Provably Good Global Buffering Using an Available Buffer Block Plan.
Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design.
Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000

On switch factor based analysis of coupled <i>RC</i> interconnects.
Proceedings of the 37th Conference on Design Automation, 2000

1999
Tuning Strategies for Global Interconnects in High-Performance Deep-Submicron ICs.
VLSI Design, 1999

Interconnect Optimization Strategies for High-Performance VLSI Designs.
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999

Improved Effective Capacitance Computations for Use in Logic and Layout Optimization.
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999

1998
Repeater and Interconnect Strategies for High-Performance Physical Designs.
Proceedings of the 11th Annual Symposium on Integrated Circuits Design, 1998

New efficient algorithms for computing effective capacitance.
Proceedings of the 1998 International Symposium on Physical Design, 1998

Interconnect Tuning Strategies for High-Performance Ics.
Proceedings of the 1998 Design, 1998

1997
Analysis of RC interconnections under ramp input.
ACM Trans. Design Autom. Electr. Syst., 1997

An analytical delay model for RLC interconnects.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1997

1996
Analytical delay models for VLSI interconnects under ramp input.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

1994
A new adaptive multi-start technique for combinatorial global optimizations.
Oper. Res. Lett., 1994

Optimal equivalent circuits for interconnect delay calculations using moments.
Proceedings of the Proceedings EURO-DAC'94, 1994

Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model.
Proceedings of the 31st Conference on Design Automation, 1994


  Loading...