Yu Cao

Affiliations:
  • Arizona State University, School of Electrical, Computer and Energy Engineering, Tempe, AZ, USA
  • University of California, Berkeley, CA, USA (PhD 2002)


According to our database1, Yu Cao authored at least 173 papers between 2006 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.
ACM J. Emerg. Technol. Comput. Syst., 2022

COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022

XST: A Crossbar Column-wise Sparse Training for Efficient Continual Learning.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks.
ACM Trans. Embed. Comput. Syst., 2021

Gradient-based Novelty Detection Boosted by Self-supervised Binary Classification.
CoRR, 2021

RA-BNN: Constructing Robust & Accurate Binary Neural Network to Simultaneously Defend Adversarial Bit-Flip Attack and Improve Accuracy.
CoRR, 2021

Robust RRAM-based In-Memory Computing in Light of Model Stability.
Proceedings of the IEEE International Reliability Physics Symposium, 2021

Evolutionary NAS in Light of Model Stability for Accurate Continual Learning.
Proceedings of the International Joint Conference on Neural Networks, 2021

Alternate Model Growth and Pruning for Efficient Training of Recommendation Systems.
Proceedings of the 20th IEEE International Conference on Machine Learning and Applications, 2021

Algorithm-Hardware Co-Optimization for Energy-Efficient Drone Detection on Resource-Constrained FPGA.
Proceedings of the International Conference on Field-Programmable Technology, 2021

End-to-End FPGA-based Object Detection Using Pipelined CNN and Non-Maximum Suppression.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

SWIFT: Small-World-based Structural Pruning to Accelerate DNN Inference on FPGA.
Proceedings of the FPGA '21: The 2021 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Virtual Event, USA, February 28, 2021

System-Level Benchmarking of Chiplet-based IMC Architectures for Deep Neural Network Acceleration.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

2020
Performance Modeling for CNN Inference Accelerators on FPGA.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020

Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs.
IEEE Des. Test, 2020

GAR: Graph Assisted Reasoning for Object Detection.
Proceedings of the IEEE Winter Conference on Applications of Computer Vision, 2020

Deep Neural Network Training Accelerator Designs in ASIC and FPGA.
Proceedings of the International SoC Design Conference, 2020

Online Knowledge Acquisition with the Selective Inherited Model.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

Efficient and Modularized Training on FPGA for Real-time Applications.
Proceedings of the Twenty-Ninth International Joint Conference on Artificial Intelligence, 2020

DAT-RNN: Trajectory Prediction with Diverse Attention.
Proceedings of the 19th IEEE International Conference on Machine Learning and Applications, 2020

FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

MNSIM 2.0: A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020

Non-uniform DNN Structured Subnets Sampling for Dynamic Inference.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

Noise-based Selection of Robust Inherited Model for Accurate Continual Learning.
Proceedings of the 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2020

2019
A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A 1.06- $\mu$ W Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring.
IEEE J. Solid State Circuits, 2019

Guest Editors' Introduction: Hardware and Algorithms for Energy-Constrained On-Chip Machine Learning (Part 2).
ACM J. Emerg. Technol. Comput. Syst., 2019

Guest Editors' Introduction to the Special Section on Hardware and Algorithms for Energy-Constrained On-chip Machine Learning.
ACM J. Emerg. Technol. Comput. Syst., 2019

Efficient Network Construction Through Structural Plasticity.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2019

Structural Pruning in Deep Neural Networks: A Small-World Approach.
CoRR, 2019

Towards Efficient Neural Networks On-a-chip: Joint Hardware-Algorithm Approaches.
CoRR, 2019

Single-Net Continual Learning with Progressive Segmented Training (PST).
CoRR, 2019

CGaP: Continuous Growth and Pruning for Efficient Deep Learning.
CoRR, 2019

Single-Net Continual Learning with Progressive Segmented Training.
Proceedings of the 18th IEEE International Conference On Machine Learning And Applications, 2019

Automatic Compiler Based FPGA Accelerator for CNN Training.
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019

2018
Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA.
IEEE Trans. Very Large Scale Integr. Syst., 2018

Process Scalability of Pulse-Based Circuits for Analog Image Convolution.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Adaptive accelerated aging for 28 nm HKMG technology.
Microelectron. Reliab., 2018

Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition.
ACM J. Emerg. Technol. Comput. Syst., 2018

Guest Editors' Introduction: Frontiers of Hardware and Algorithms for On-chip Learning.
ACM J. Emerg. Technol. Comput. Syst., 2018

ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler.
Integr., 2018

Large-Scale Neuromorphic Spiking Array Processors: A quest to mimic the brain.
CoRR, 2018

Generative Sensing: Transforming Unreliable Sensor Data for Reliable Recognition.
Proceedings of the IEEE 1st Conference on Multimedia Information Processing and Retrieval, 2018

Accelerated BTI degradation under stochastic TDDB effect.
Proceedings of the IEEE International Reliability Physics Symposium, 2018

Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs.
Proceedings of the International Conference on Computer-Aided Design, 2018

Towards a Wearable Cough Detector Based on Neural Networks.
Proceedings of the 2018 IEEE International Conference on Acoustics, 2018

Compact modeling and simulation of accelerated circuit aging.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018

2017
RTN in Scaled Transistors for On-Chip Random Seed Generation.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance.
IEEE Trans. Multi Scale Comput. Syst., 2017

Guest Editors' Introduction: Hardware and Algorithms for On-Chip Learning.
ACM J. Emerg. Technol. Comput. Syst., 2017

Improving efficiency in sparse learning with the feedforward inhibitory motif.
Neurocomputing, 2017

Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition.
Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, 2017

End-to-end scalable FPGA accelerator for deep residual networks.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017

Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks.
Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017

Algorithm and hardware design of discrete-time spiking neural networks based on back propagation with binary activations.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2017

A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017

2016
A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication.
J. Comput. Sci. Technol., 2016

Optimizing Latency, Energy, and Reliability of 1T1R ReRAM Through Cross-Layer Techniques.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2016

Reducing the Model Order of Deep Neural Networks Using Information Theory.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016

Design of a reliable RRAM-based PUF for compact hardware security primitives.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

High-performance face detection with CPU-FPGA acceleration.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Bi-Level Rare Temporal Pattern Detection.
Proceedings of the IEEE 16th International Conference on Data Mining, 2016

Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.
Proceedings of the 35th International Conference on Computer-Aided Design, 2016

Ranking the parameters of deep neural networks using the fisher information.
Proceedings of the 2016 IEEE International Conference on Acoustics, 2016

Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016

Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks.
Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2016

MNSIM: Simulation platform for memristor-based neuromorphic computing system.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching.
ACM Trans. Design Autom. Electr. Syst., 2015

Finite-point method for efficient timing characterization of sequential elements.
Integr., 2015

Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2015

Programming strategies to improve energy efficiency and reliability of ReRAM memory systems.
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015

Impact of temporal transistor variations on circuit reliability.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

Duty cycle shift under static/dynamic aging in 28nm HK-MG technology.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015

Exploiting resistive cross-point array for compact design of physical unclonable function.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2015

On-chip Sparse Learning with Resistive Cross-point Array Architecture.
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015

Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

Technological exploration of RRAM crossbar array for matrix-vector multiplication.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

2014
A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram.
J. Signal Process. Syst., 2014

Cross-Layer Modeling and Simulation of Circuit Reliability.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

The Stochastic Loss of Spikes in Spiking Neural P Systems: Design and Implementation of Reliable Arithmetic Circuits.
Fundam. Informaticae, 2014

Low cost ECC schemes for improving the reliability of DRAM+PRAMMAIN memory systems.
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014

Where is the Achilles Heel under Circuit Aging.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014

BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

Neurophysics-inspired parallel architecture with resistive crosspoint array for dictionary learning.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014

Parallel Programming of Resistive Cross-point Array for Synaptic Plasticity.
Proceedings of the 5th Annual International Conference on Biologically Inspired Cognitive Architectures, 2014

Statistical analysis of random telegraph noise in digital circuits.
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014

2013
Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

NBTI-aware circuit node criticality computation.
ACM J. Emerg. Technol. Comput. Syst., 2013

Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits.
IET Circuits Devices Syst., 2013

Compact modeling of STT-MTJ for SPICE simulation.
Proceedings of the European Solid-State Device Research Conference, 2013

ACE: A robust variability and aging sensor for high-k/metal gate SoC.
Proceedings of the European Solid-State Device Research Conference, 2013

2012
Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization.
IEEE Trans. Very Large Scale Integr. Syst., 2012

A self-tuning design methodology for power-efficient multi-core systems.
ACM Trans. Design Autom. Electr. Syst., 2012

The potential of Fe-FET for robust design under variations: A compact modeling study.
Microelectron. J., 2012

Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding.
EURASIP J. Adv. Signal Process., 2012

Asymmetric Aging and Workload Sensitive Bias Temperature Instability Sensors.
IEEE Des. Test Comput., 2012

Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell PRAM.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

Enhancing the Reliability of STT-RAM through Circuit and System Level Techniques.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012

An analytical approach to efficient circuit variability analysis in scaled CMOS design.
Proceedings of the Thirteenth International Symposium on Quality Electronic Design, 2012

Design benchmarking to 7nm with FinFET predictive technology models.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012

Hierarchical modeling of Phase Change memory for reliable design.
Proceedings of the 30th International IEEE Conference on Computer Design, 2012

Physics matters: statistical aging prediction under trapping/detrapping.
Proceedings of the 49th Annual Design Automation Conference 2012, 2012

Exploring sub-20nm FinFET design with predictive technology models.
Proceedings of the 49th Annual Design Automation Conference 2012, 2012

Statistical aging under dynamic voltage scaling: A logarithmic model approach.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012

2011
Predictive Technology Model for Robust Nanoelectronic Design
Integrated Circuits and Systems, Springer, ISBN: 978-1-4614-0445-3, 2011

Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness.
IEEE Trans. Very Large Scale Integr. Syst., 2011

Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques.
IEEE Trans. Very Large Scale Integr. Syst., 2011

Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011

Workload-Aware Neuromorphic Design of the Power Controller.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2011

Circuit-level delay modeling considering both TDDB and NBTI.
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011

Failure diagnosis of asymmetric aging under NBTI.
Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, 2011

Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.
Proceedings of the 48th Design Automation Conference, 2011

Design sensitivity of single event transients in scaled logic circuits.
Proceedings of the 48th Design Automation Conference, 2011

A workload-aware neuromorphic controller for dynamic power and thermal management.
Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, 2011

2010
The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis.
IEEE Trans. Very Large Scale Integr. Syst., 2010

Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation.
IEEE Trans. Very Large Scale Integr. Syst., 2010

Guest Editors' Introduction: Compact Variability Modeling in Scaled CMOS Design.
IEEE Des. Test Comput., 2010

Workload-aware neuromorphic design of low-power supply voltage controller.
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010

Workload-adaptive process tuning strategy for power-efficient multi-core processors.
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010

Simulation of random telegraph Noise with 2-stage equivalent circuit.
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010

A self-evolving design methodology for power efficient multi-core systems.
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010

A resilience roadmap.
Proceedings of the Design, Automation and Test in Europe, 2010

Optimized self-tuning for circuit aging.
Proceedings of the Design, Automation and Test in Europe, 2010

In-situ characterization and extraction of SRAM variability.
Proceedings of the 47th Design Automation Conference, 2010

2009
Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation.
IEEE Trans. Very Large Scale Integr. Syst., 2009

Compact modeling of a PD SOI MESFET for wide temperature designs.
Microelectron. J., 2009

<i>New-Age</i>: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural Components.
Int. J. Parallel Program., 2009

The Predictive Technology Model in the Late Silicon Era and Beyond.
Found. Trends Electron. Des. Autom., 2009

Guest Editors' Introduction: Reliability Challenges in Nano-CMOS Design.
IEEE Des. Test Comput., 2009

On the efficacy of input Vector Control to mitigate NBTI effects and leakage power.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

Variation-aware supply voltage assignment for minimizing circuit degradation and leakage.
Proceedings of the 2009 International Symposium on Low Power Electronics and Design, 2009

Enabling resonant clock distribution with scaled on-chip magnetic inductors.
Proceedings of the 27th International Conference on Computer Design, 2009

Modeling of layout-dependent stress effect in CMOS design.
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009

Gate replacement techniques for simultaneous leakage and aging optimization.
Proceedings of the Design, Automation and Test in Europe, 2009

Variability analysis under layout pattern-dependent rapid-thermal annealing process.
Proceedings of the 46th Design Automation Conference, 2009

Circuit aging prediction for low-power operation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

Pathfinding for 22nm CMOS designs using Predictive Technology Models.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

A framework for estimating NBTI degradation of microarchitectural components.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009

2008
Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS.
Proc. IEEE, 2008

Scalable model for predicting the effect of negative bias temperature instability for reliable design.
IET Circuits Devices Syst., 2008

Optimized Circuit Failure Prediction for Aging: Practicality and Promise.
Proceedings of the 2008 IEEE International Test Conference, 2008

Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Projection-Based Piecewise-Linear Response Surface Modeling for Strongly Nonlinear VLSI Performance Variations.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.
Proceedings of the 45th Design Automation Conference, 2008

Statistical prediction of circuit aging under process variations.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008

2007
Predictive technology model for nano-CMOS design exploration.
ACM J. Emerg. Technol. Comput. Syst., 2007

A New Simulation Method for NBTI Analysis in SPICE Environment.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

An efficient method to identify critical gates under circuit aging.
Proceedings of the 2007 International Conference on Computer-Aided Design, 2007

Optimizing finfet technology for high-speed and low-power design.
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007

Rigorous extraction of process variations for 65nm CMOS design.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007

Fast statistical circuit analysis with finite-point based transistor model.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

The Impact of NBTI on the Performance of Combinational and Sequential Circuits.
Proceedings of the 44th Design Automation Conference, 2007

Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.
Proceedings of the 44th Design Automation Conference, 2007

An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2006
SRAM Cell Optimization for Ultra-Low Power Standby.
J. Low Power Electron., 2006

Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, Threshold Voltage Selection.
J. Low Power Electron., 2006

New Generation of Predictive Technology Model for Sub-45nm Design Exploration.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

Analysis of Pulse Signaling for Low-Power On-Chip Global Bus Design.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

LOTUS: Leakage Optimization under Timing Uncertainty for Standard-cell designs.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006

Modeling and minimization of PMOS NBTI effect for robust nanometer design.
Proceedings of the 43rd Design Automation Conference, 2006

Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits.
Proceedings of the 43rd Design Automation Conference, 2006

Predictive Modeling of the NBTI Effect for Reliable Design.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage.
Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006


  Loading...