Yun Yin
Orcid: 0000-0002-3911-8079
According to our database1,
Yun Yin
authored at least 34 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
4.4 A Highly-Integrated 6-Phase Cell-Reused Digital Transmitter Using 1/3 Duty-Cycle LO Signals for Harmonic Rejection.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
2023
A Transformer-Based Quadrature Doherty Digital Power Amplifier With 4.1 W Peak Power in 28 nm Bulk CMOS.
IEEE J. Solid State Circuits, December, 2023
Microelectron. J., February, 2023
A Fully-Integrated Wideband Digital Polar Transmitter With 11-bit Digital-to-Phase Converter in 40nm CMOS.
IEEE J. Solid State Circuits, February, 2023
Proceedings of the Machine Learning, Optimization, and Data Science, 2023
A 4.1 W Quadrature Doherty Digital Power Amplifier with 33.6% Peak PAE in 28nm Bulk CMOS.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
A 0.7-to-2.5GHz Sliding Digital-IF Quadrature Digital Transmitter Achieving >40% System Efficiency for Multi-Mode NB-IoT/BLE Applications.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
Proceedings of the 15th IEEE International Conference on ASIC, 2023
2022
A 15-Bit Quadrature Digital Power Amplifier With Transformer-Based Complex-Domain Efficiency Enhancement.
IEEE J. Solid State Circuits, 2022
Proceedings of the IEEE International Conference on Robotics and Biomimetics, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
2020
A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement.
IEEE J. Solid State Circuits, 2020
24.5 A 15b Quadrature Digital Power Amplifier with Transformer-Based Complex-Domain Power-Efficiency Enhancement.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
2019
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
A Compact Transformer-Combined Polar/Quadrature Reconfigurable Digital Power Amplifier in 28-nm Logic LP CMOS.
IEEE J. Solid State Circuits, 2019
A Compact Dual-Band Digital Polar Doherty Power Amplifier Using Parallel-Combining Transformer.
IEEE J. Solid State Circuits, 2019
A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019
2018
A compact dual-band digital doherty power amplifier using parallel-combining transformer for cellular NB-IoT applications.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
A compact 2.4GHz polar/quadrature reconfigurable digital power amplifier in 28nm logic LP CMOS.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018
2017
A 0.1-5.0 GHz SDR transmitter with current-mode power-mixer and self-calibration scheme in 65 nm CMOS.
Microelectron. J., 2017
Proceedings of the 12th IEEE International Conference on ASIC, 2017
ReRAM write circuit with dynamic uniform and small overshoot compliance current under PVT variations.
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2015
A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS.
IEEE Trans. Very Large Scale Integr. Syst., 2015
A Fully-Integrated Reconfigurable Dual-Band Transceiver for Short Range Wireless Communications in 180 nm CMOS.
IEEE J. Solid State Circuits, 2015
Proceedings of the 2015 IEEE Custom Integrated Circuits Conference, 2015
A 180nm CMOS wireless transceiver by utilizing guard band for narrowband IoT applications.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015
A 0.1-1.5G SDR transmitter with two-stage harmonic rejection power mixer in 65-nm CMOS.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
2014
A Reconfigurable Dual-Mode CMOS Power Amplifier With Integrated T/R Switch for 0.1-1.5-GHz Multistandard Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2014
A 0.1-5.0 GHz Reconfigurable Transmitter With Dual-Mode Power Amplifier and Digitally-Assisted Self-Calibration for Private Network Communications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
An efficiency-enhanced 2.4GHz stacked CMOS power amplifier with mode switching scheme for WLAN applications.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014
A fully-integrated reconfigurable dual-band transceiver for short range wireless communication in 180nm CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2014
2013
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
2012
A 0.1~4GHz receiver and 0.1~6GHz transmitter with reconfigurable 10~100MHz signal bandwidth in 65nm CMOS.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012