Zhiyu Chen

Orcid: 0000-0002-1321-1793

Affiliations:
  • University of Michigan, Ann Arbor, MI, USA
  • Rice University, Houston, TX, USA (former)


According to our database1, Zhiyu Chen authored at least 13 papers between 2019 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Magnetoeletric Backscatter Communication for Millimeter-Sized Wireless Biomedical Implants.
GetMobile Mob. Comput. Commun., March, 2023

A 36nW CMOS Temperature Sensor with <0.1K Inaccuracy and Uniform Resolution.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

CASA: An Energy-Efficient and High-Speed CAM-based SMEM Seeding Accelerator for Genome Alignment.
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023

2022
PIM-QAT: Neural Network Quantization for Processing-In-Memory (PIM) Systems.
CoRR, 2022

Magnetoelectric backscatter communication for millimeter-sized wireless biomedical implants.
Proceedings of the ACM MobiCom '22: The 28th Annual International Conference on Mobile Computing and Networking, Sydney, NSW, Australia, October 17, 2022

F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantization.
Proceedings of the Tenth International Conference on Learning Representations, 2022

CAMA: Energy and Memory Efficient Automata Processing in Content-Addressable Memories.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022

DCT-RAM: A Driver-Free Process-In-Memory 8T SRAM Macro with Multi-Bit Charge-Domain Computation and Time-Domain Quantization.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022

2021
CAP-RAM: A Charge-Domain In-Memory Computing 6T-SRAM for Accurate and Precision-Programmable CNN Inference.
IEEE J. Solid State Circuits, 2021

MC<sup>2</sup>-RAM: An In-8T-SRAM Computing Macro Featuring Multi-Bit Charge-Domain Computing and ADC-Reduction Weight Encoding.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2021

NPAS: A Compiler-Aware Framework of Unified Network Pruning and Architecture Search for Beyond Real-Time Mobile Acceleration.
Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2021

2020
6.7ms on Mobile with over 78% ImageNet Accuracy: Unified Network Pruning and Architecture Search for Beyond Real-Time Mobile Acceleration.
CoRR, 2020

2019
A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing.
IEEE Trans. Circuits Syst. II Express Briefs, 2019


  Loading...