According to our database1, Alex Settle authored at least 7 papers between 2003 and 2006.
Legend:Book In proceedings Article PhD thesis Other
A dynamically reconfigurable cache for multithreaded processors.
J. Embedded Computing, 2006
Understanding the Impact of Inter-Thread Cache Interference on ILP in Modern SMT Processors.
J. Instruction-Level Parallelism, 2005
Dynamic run-time architecture techniques for enabling continuous optimization.
Proceedings of the Second Conference on Computing Frontiers, 2005
PIN: a binary instrumentation tool for computer architecture research and education.
Proceedings of the 2004 workshop on Computer architecture education, 2004
Architectural Support for Enhanced SMT Job Scheduling.
Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT 2004), 29 September, 2004
Optimization for the Intel® Itanium ®Architectur Register Stack.
Proceedings of the 1st IEEE / ACM International Symposium on Code Generation and Optimization (CGO 2003), 2003
Compiler-Directed Resource Management for Active Code Regions.
Proceedings of the 7th Annual Workshop on Interaction between Compilers and Computer Architecture (INTERACT-7 2003), 2003