Atieh Lotfi

According to our database1, Atieh Lotfi authored at least 12 papers between 2011 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Error Model (EM) - A New Way of Doing Fault Simulation.
Proceedings of the IEEE International Test Conference, 2022

2019
Resiliency of automotive object detection networks on GPU architectures.
Proceedings of the IEEE International Test Conference, 2019

Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2018
Fault-susceptibility Mitigation and Efficient Use of Resources in Programmable Hardware Accelerators.
PhD thesis, 2018

Low Overhead Tag Error Mitigation for GPU Architectures.
Proceedings of the 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2018

2017
ReHLS: Resource-Aware Program Transformation Workflow for High-Level Synthesis.
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

RxRE: Throughput Optimization for High-Level Synthesis using Resource-Aware Regularity Extraction (Abstract Only).
Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017

2016
Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
Aging-Aware Compilation for GP-GPUs.
ACM Trans. Archit. Code Optim., 2015

2013
A fine-grain distortion and complexity aware parameter tuning model for the H.264/AVC encoder.
Signal Process. Image Commun., 2013

2012
Architectural vulnerability aware checkpoint placement in a multicore processor.
Proceedings of the 18th IEEE International On-Line Testing Symposium, 2012

2011
Configurable architecture for memory BIST.
Proceedings of the 9th East-West Design & Test Symposium, 2011


  Loading...