C. John Glossner

Orcid: 0000-0003-0713-2105

According to our database1, C. John Glossner authored at least 61 papers between 1990 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
TCX: A RISC Style Tensor Computing Extension and a Programmable Tensor Processor.
ACM Trans. Embed. Comput. Syst., 2023

2022
TCX: A Programmable Tensor Processor.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
Pruning and quantization for deep neural network acceleration: A survey.
Neurocomputing, 2021

An Overview of the Drone Open-Source Ecosystem.
CoRR, 2021

Pruning and Quantization for Deep Neural Network Acceleration: A Survey.
CoRR, 2021

Dynamic Runtime Feature Map Pruning.
Proceedings of the Pattern Recognition and Computer Vision - 4th Chinese Conference, 2021

2020
Heterogeneous Edge CNN Hardware Accelerator.
Proceedings of the 2020 International Conference on Wireless Communications and Signal Processing (WCSP), 2020

2019
Feedbackward Decoding for Semantic Segmentation.
CoRR, 2019

2018
Dynamic Runtime Feature Map Pruning.
CoRR, 2018

Offloading C++17 Parallel STL on System Shared Virtual Memory Platforms.
Proceedings of the High Performance Computing, 2018

2015
HSA-enabled DSPs and accelerators.
Proceedings of the 2015 IEEE Global Conference on Signal and Information Processing, 2015

2013
Instruction Set Extensions for Matrix Decompositions on Software Defined Radio Architectures.
J. Signal Process. Syst., 2013

2010
Instruction set extensions for the advanced encryption standard on a multithreaded software defined radio platform.
Int. J. High Perform. Syst. Archit., 2010

CORDIC-based LMMSE equalizer for Software Defined Radio.
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010

Special session on software defined radio (SDR) and Cognitive Radio (CR).
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010

2009
Introduction to the Special Issue on SAMOS 2007.
J. Signal Process. Syst., 2009

Instruction set extensions for software defined radio.
Microprocess. Microsystems, 2009

Multiband Antennas for SDR Applications.
Int. J. Digit. Multim. Broadcast., 2009

The Sandblaster Software-Defined Radio Platform for Mobile 4G Wireless Communications.
Int. J. Digit. Multim. Broadcast., 2009

Software-Defined Radio and Broadcasting.
Int. J. Digit. Multim. Broadcast., 2009

Synchronization on heterogeneous multiprocessor systems.
Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, 2009

On the performance of 3GPP LTE baseband using SB3500.
Proceedings of the 2008 IEEE International Symposium on System-on-Chip, 2009

2008
Efficient Reed-Solomon Iterative Decoder Using Galois Field Instruction Set.
Proceedings of the Embedded Computer Systems: Architectures, 2008

Implementing communications systems on an SDR SoC.
Proceedings of the IEEE International Conference on Acoustics, 2008

2007
Editorial.
J. Syst. Archit., 2007

The Sandbridge SB3011 Platform.
EURASIP J. Embed. Syst., 2007

Software Solutions for Converting a MIMO-OFDM Channel into Multiple SISO-OFDM Channels.
Proceedings of the Third IEEE International Conference on Wireless and Mobile Computing, 2007

Trends in Low Power Handset Software Defined Radio.
Proceedings of the Embedded Computer Systems: Architectures, 2007

Design and Implementation of a Multithreaded High Resolution MPEG4 Decoder on Sandblaster DSP.
Proceedings of the 2007 5th Workshop on Embedded Systems for Real-Time Multimedia, 2007

An integrated ARM and multi-core DSP simulator.
Proceedings of the 2007 International Conference on Compilers, 2007

Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems.
Proceedings of the IEEE International Conference on Application-Specific Systems, 2007

2006
A Low-Power Multithreaded Processor for Software Defined Radio.
J. VLSI Signal Process., 2006

Software Implementation of WiMAX on the Sandbridge SandBlaster Platform.
Proceedings of the Embedded Computer Systems: Architectures, 2006

Analog Television, WiMAX and DVB-H on the Same SoC Platform.
Proceedings of the International Symposium on System-on-Chip, 2006

Signal Processing Algorithms For Dsp Implementation of Analog TV Receivers.
Proceedings of the 2006 IEEE International Conference on Acoustics Speech and Signal Processing, 2006

2005
CORDIC-Augmented Sandbridge Processor for Channel Equalization.
Proceedings of the Embedded Computer Systems: Architectures, 2005

Sandbridge Software Tools.
Proceedings of the Embedded Computer Systems: Architectures, 2005

Implementation of H.264 decoder on Sandblaster DSP.
Proceedings of the 2005 IEEE International Conference on Multimedia and Expo, 2005

Grand challenges in embedded systems.
Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005

Future wireless convergence platforms.
Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005

Instruction set extensions for software defined radio on a multithreaded processor.
Proceedings of the 2005 International Conference on Compilers, 2005

Instruction Set Extensions for Reed-Solomon Encoding and Decoding.
Proceedings of the 16th IEEE International Conference on Application-Specific Systems, 2005

2004
A Low-Power Multithreaded Processor for Baseband Communication Systems.
Proceedings of the Computer Systems: Architectures, 2004

A Subword-Parallel Multiplication and Sum-of-Squares Unit.
Proceedings of the 2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), 2004

A Static Low-Power, High-Performance 32-bit Carry Skip Adder.
Proceedings of the 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August, 2004

Sandblaster low power DSP [parallel DSP arithmetic microarchitecture].
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004

A Low-Power Carry Skip Adder with Fast Saturation.
Proceedings of the 15th IEEE International Conference on Application-Specific Systems, 2004

2003
A software-defined communications baseband design.
IEEE Commun. Mag., 2003

Combined Multiplication and Sum-of-Squares Units.
Proceedings of the 14th IEEE International Conference on Application-Specific Systems, 2003

2002
A Java-Enabled DSP.
Proceedings of the Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation, 2002

2001
Design Alternatives for Parallel Saturating Multioperand Adders.
Proceedings of the 19th International Conference on Computer Design (ICCD 2001), 2001

2000
A New Approach to DSP Intrinsic Functions.
Proceedings of the 33rd Annual Hawaii International Conference on System Sciences (HICSS-33), 2000

Parallel saturating multioperand adders.
Proceedings of the 2000 International Conference on Compilers, 2000

1999
Parallel Saturating Fractional Arithmetic Units.
Proceedings of the 9th Great Lakes Symposium on VLSI (GLS-VLSI '99), 1999

Delft-Java Dynamic Translation.
Proceedings of the 25th EUROMICRO '99 Conference, 1999

A Framework for Simulating Heterogeneous Virtual Processors.
Proceedings of the Proceedings 32nd Annual Simulation Symposium (SS '99), 1999

1998
Java signal processing: FFTs with bytecodes.
Concurr. Pract. Exp., 1998

DELFT-JAVA Link Translation Buffer.
Proceedings of the 24th EUROMICRO '98 Conference, 1998

1997
The Delft-Java Engine: An Introduction.
Proceedings of the Euro-Par '97 Parallel Processing, 1997

1995
MFAST: a single chip highly parallel image processing architecture.
Proceedings of the Proceedings 1995 International Conference on Image Processing, 1995

1990
Design and application trade-offs between high-density and high-speed ASICs.
Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1990


  Loading...