Christopher Dillon

According to our database1, Christopher Dillon authored at least 11 papers between 2005 and 2020.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration.
IEEE J. Solid State Circuits, 2020

16.1 A 12b 18GS/s RF Sampling ADC with an Integrated Wideband Track-and-Hold Amplifier and Background Calibration.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2018
An Object-Based Image Analysis Workflow for Monitoring Shallow-Water Aquatic Vegetation in Multispectral Drone Imagery.
ISPRS Int. J. Geo Inf., 2018

2016
A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016

2014
A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration.
IEEE J. Solid State Circuits, 2014

29.3 A 14b 1GS/s RF sampling pipelined ADC with background calibration.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014

2010
A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration.
IEEE J. Solid State Circuits, 2010

A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2006
A 100-dB SFDR 80-MSPS 14-Bit 0.35-$ muhbox m$BiCMOS Pipeline ADC.
IEEE J. Solid State Circuits, 2006

A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter.
IEEE J. Solid State Circuits, 2006

2005
A 14-bit 125 MS/s IF/RF sampling pipelined A/D converter.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005


  Loading...