Claudia Kretzschmar

Affiliations:
  • Chemnitz University of Technology, Germany


According to our database1, Claudia Kretzschmar authored at least 11 papers between 2000 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Cryogenic RF Characterization and Simple Modeling of a 22 nm FDSOI Technology.
Proceedings of the 52nd IEEE European Solid-State Device Research Conference, 2022

2005
Low Power Buskodierverfahren für Verlustleistungsreduktion in DSM-Technologien.
Proceedings of the 35. Jahrestagung der Gesellschaft für Informatik, 2005

2004
A High-Level DSM Bus Model for Accurate Exploration of Transmission Behaviour and Power Estimation of Global System Buses.
Proceedings of the Integrated Circuit and System Design, 2004

Adaptive Bus Line Grouping for Power Efficient Data Transfer over Wide System Buses.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2004

A Hierarchical Self Test Scheme for SoCs.
Proceedings of the 10th IEEE International On-Line Testing Symposium (IOLTS 2004), 2004

Adaptive Bus Encoding Schemes for Power-Efficient Data Transfer in DSM Environments.
Proceedings of the Design Methods and Applications for Distributed Embedded Systems, 2004

Why Transition Coding for Power Minimization of On-Chip Buses Does Not Work.
Proceedings of the 2004 Design, 2004

2003
Low Power Encoding Techniques for Dynamically Reconfigurable Hardware.
J. Supercomput., 2003

2002
A Low Overhead Auto-Optimizing Bus Encoding Scheme for Low Power Data Transmission.
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002

2000
Adaptive Partial Businvert Encoding for Power Efficient Data Transfer over Wide System Buses.
Proceedings of the 13th Annual Symposium on Integrated Circuits and Systems Design, 2000

Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses.
Proceedings of the Integrated Circuit Design, 2000


  Loading...