Daehoon Kim
Orcid: 0000-0003-0837-0877Affiliations:
- Yonsei University, Department of System Semiconductor Engineering, Seoul, South Korea
- Daegu Gyeongbuk Institute of Science and Technology (DGIST), Department of Information and Communication Engineering, Daegu, South Korea
- Korea Advanced Institute of of Science and Technology (KAIST), Daejeon, South Korea (PhD 2014)
According to our database1,
Daehoon Kim authored at least 47 papers
between 2010 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2026
IEEE Comput. Archit. Lett., 2026
NDPool: Correctness-Preserving Shared Execution for Efficient LLM Inference on CXL-NDP Systems.
IEEE Comput. Archit. Lett., 2026
IEEE Comput. Archit. Lett., 2026
IEEE Comput. Archit. Lett., 2026
IEEE Comput. Archit. Lett., 2026
ReplayOpt: Optimizer-State Replay to Resolve Critical-Path Bottlenecks in Offloaded Training.
IEEE Comput. Archit. Lett., 2026
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2026
2025
pNet-gem5: Full-System Simulation With High-Performance Networking Enabled by Parallel Network Packet Processing.
IEEE Comput. Archit. Lett., 2025
SAFE: Sharing-Aware Prefetching for Efficient GPU Memory Management With Unified Virtual Memory.
IEEE Comput. Archit. Lett., 2025
CABANA : Cluster-Aware Query Batching for Accelerating Billion-Scale ANNS With Intel AMX.
IEEE Comput. Archit. Lett., 2025
IEEE Comput. Archit. Lett., 2025
RoPIM: A Processing-in-Memory Architecture for Accelerating Rotary Positional Embedding in Transformer Models.
IEEE Comput. Archit. Lett., 2025
Proceedings of the 2025 USENIX Annual Technical Conference, 2025
MTAT: Adaptive Fast Memory Management for Co-located Latency-Critical Workloads in Tiered Memory System.
Proceedings of the 26th International Middleware Conference, 2025
EcoCore: Dynamic Core Management for Improving Energy Efficiency in Latency-Critical Applications.
Proceedings of the 58th IEEE/ACM International Symposium on Microarchitecture, 2025
Beyond Page Migration: Enhancing Tiered Memory Performance via Integrated Last-Level Cache Management and Page Migration.
Proceedings of the 58th IEEE/ACM International Symposium on Microarchitecture, 2025
Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2025
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2025
Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads.
Proceedings of the Design, Automation & Test in Europe Conference, 2025
2024
vSPACE: Supporting Parallel Network Packet Processing in Virtualized Environments through Dynamic Core Management.
Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques, 2024
2023
IEEE Comput. Archit. Lett., 2023
IEEE Comput. Archit. Lett., 2023
IEEE Comput. Archit. Lett., 2023
2022
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture, 2022
2021
Entropy, 2021
IEEE Comput. Archit. Lett., 2021
IEEE Comput. Archit. Lett., 2021
GreenDIMM: OS-assisted DRAM Power Management for DRAM with a Sub-array Granularity Power-Down State.
Proceedings of the MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, 2021
NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads.
Proceedings of the MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, 2021
InnerSP: A Memory Efficient Sparse Matrix Multiplication Accelerator with Locality-Aware Inner Product Processing.
Proceedings of the 30th International Conference on Parallel Architectures and Compilation Techniques, 2021
2020
IEEE Comput. Archit. Lett., 2020
Co-Adjusting Voltage/Frequency State and Interrupt Rate for Improving Energy-Efficiency of Latency-Critical Applications.
IEEE Access, 2020
Defending Against Flush+Reload Attack With DRAM Cache by Bypassing Shared SRAM Cache.
IEEE Access, 2020
Proceedings of the 38th IEEE International Conference on Computer Design, 2020
2019
IEEE Comput. Archit. Lett., 2019
2018
Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.
Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, 2018
Proceedings of the ACM Symposium on Cloud Computing, 2018
2017
Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software, 2017
NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017
Proceedings of the 2017 Symposium on Cloud Computing, SoCC 2017, Santa Clara, CA, USA, 2017
2016
IEEE Trans. Parallel Distributed Syst., 2016
IEEE Comput. Archit. Lett., 2016
2015
vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments.
Proceedings of the 48th International Symposium on Microarchitecture, 2015
2014
IEEE Comput. Archit. Lett., 2014
2012
IEEE Trans. Computers, 2012
2010
Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010
Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, 2010