Dhruva Ghai

Orcid: 0000-0002-8204-6330

According to our database1, Dhruva Ghai authored at least 23 papers between 2008 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A Precision-Aware Neuron Engine for DNN Accelerators.
SN Comput. Sci., June, 2024

2023
A Configurable Activation Function for Variable Bit-Precision DNN Hardware Accelerators.
Proceedings of the Internet of Things. Advances in Information and Communication Technology, 2023

2021
Federated Learning.
IEEE Consumer Electron. Mag., 2021

2019
Novel Intrusion Detection and Prevention for Mobile Ad Hoc Networks: A Single- and Multiattack Case Study.
IEEE Consumer Electron. Mag., 2019

Computing in Geographic Information Systems [Book Review].
IEEE Consumer Electron. Mag., 2019

2018
Distributed Trust-Based Multiple Attack Prevention for Secure MANETs.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2018

2014
Variability-aware design of double gate FinFET-based current mirrors.
Proceedings of the Great Lakes Symposium on VLSI 2014, GLSVLSI '14, Houston, TX, USA - May 21, 2014

2013
Fast optimization of nano-CMOS voltage-controlled oscillator using polynomial regression and genetic algorithm.
Microelectron. J., 2013

Comparative analysis of double gate FinFET configurations for analog circuit design.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

Double gate FinFET based mixed-signal design: A VCO case study.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

Fast analog design optimization using regression-based modeling and genetic algorithm: A nano-CMOS VCO case study.
Proceedings of the International Symposium on Quality Electronic Design, 2013

2010
A Combined DOE-ILP Based Power and Read Stability Optimization in Nano-CMOS SRAM.
Proceedings of the VLSI Design 2010: 23rd International Conference on VLSI Design, 2010

A P4VT (Power Performance Process Parasitic Voltage Temperature) Aware Dual-VTh Nano-CMOS VCO.
Proceedings of the VLSI Design 2010: 23rd International Conference on VLSI Design, 2010

P3 (power-performance-process) optimization of nano-CMOS SRAMusing statistical DOE-ILP.
Proceedings of the 11th International Symposium on Quality of Electronic Design (ISQED 2010), 2010

A DOE-ILP assisted conjugate-gradient based power and stability optimization in High-K Nano-CMOS SRAM.
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010

2009
Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study.
IEEE Trans. Very Large Scale Integr. Syst., 2009

A universal level converter towards the realization of energy efficient implantable drug delivery Nano-Electro-Mechanical-Systems.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

A PVT aware accurate statistical logic library for high- metal-gate nano-CMOS.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

Variability-aware optimization of nano-CMOS Active Pixel Sensors using design and analysis of Monte Carlo experiments.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO.
Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, 2009

2008
Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

A process and supply variation tolerant nano-CMOS low voltage, high speed, a/d converter for system-on-chip.
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008


  Loading...