Fabrizio Palla
Orcid: 0000-0002-6361-438X
According to our database1,
Fabrizio Palla
authored at least 14 papers
between 2015 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
A 10 Gb/s Line Driver in 65 nm CMOS Technology for Radiation-Pervaded and High-Temperature Applications.
IEEE Access, 2023
Testing a 1 Gbit/s Optical Wireless Communication System against Extreme Space Conditions.
Proceedings of the IEEE International Conference on Wireless for Space and Extreme Environments, 2023
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023
2022
Design and Characterization of 10 Gb/s and 1 Grad TID-Tolerant Optical Modulator Driver.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2020
Design, Implementation, and Experimental Verification of 5 Gbps, 800 Mrad TID and SEU-Tolerant Optical Modulators Drivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020
Proceedings of the 22nd International Conference on Transparent Optical Networks, 2020
2019
Proceedings of the 21st International Conference on Transparent Optical Networks, 2019
Design, Operation and BER Test of Multi-Gb/s Radiation-Hard Drivers in 65 nm Technology for Silicon Photonics Optical Modulators.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2019
2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Radiation Hardness by Design Techniques for 1 Grad TID Rad-Hard Systems in 65 nm Standard CMOS Technologies.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2018
2017
Proceedings of the 6th International Conference on Modern Circuits and Systems Technologies, 2017
Proceedings of the 6th International Conference on Modern Circuits and Systems Technologies, 2017
2015
CHIPIX65: Developments on a new generation pixel readout ASIC in CMOS 65 nm for HEP experiments.
Proceedings of the 6th International Workshop on Advances in Sensors and Interfaces, 2015
A XOR-based associative memory block in 28 nm CMOS for interdisciplinary applications.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015