Georgios Ioannis Paliaroutis

According to our database1, Georgios Ioannis Paliaroutis authored at least 12 papers between 2016 and 2025.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
Fault Injection Attacks Based on Layout-Driven SER Analysis.
Proceedings of the 21st International Conference on Synthesis, 2025

Compact SER Models via Model Order Reduction of Diffusion-Based Charge Collection.
Proceedings of the 21st International Conference on Synthesis, 2025

Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT).
Proceedings of the Design, Automation & Test in Europe Conference, 2025

2024
Sensitivity-aware Hardware Trojan Injection for SET Propagation and Soft Error Attacks.
Proceedings of the 20th International Conference on Synthesis, 2024

Power Consumption Assessment of Telecommunication Base Stations Harnessing Prototype Energy Models.
Proceedings of the 15th International Conference on Information, 2024

2023
Accurate Soft Error Rate Evaluation Using Event-Driven Dynamic Timing Analysis.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2023

2021
On the Impact of Electrical Masking and Timing Analysis on Soft Error Rate Estimation in Deep Submicron Technologies.
Proceedings of the 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2021

2020
A Layout-Based Soft Error Rate Estimation and Mitigation in the Presence of Multiple Transient Faults in Combinational Logic.
Proceedings of the 21st International Symposium on Quality Electronic Design, 2020

2019
Multiple Transient Faults in Combinational Logic with Placement Considerations.
Proceedings of the 8th International Conference on Modern Circuits and Systems Technologies, 2019

2018
A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology.
Proceedings of the 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2018

2017
Placement-based SER estimation in the presence of multiple faults in combinational logic.
Proceedings of the 27th International Symposium on Power and Timing Modeling, 2017

2016
SER Analysis of Multiple Transient Faults in Combinational Logic.
Proceedings of the SouthEast European Design Automation, 2016


  Loading...