Milos Krstic
Orcid: 0000-0003-0267-0203Affiliations:
- Innovations for High Performance Microelectronics (IHP), Frankfurt (Oder), Germany
- University of Potsdam, Germany
- Brandenburg University of Technology, Cottbus, Germany (PhD 2006)
According to our database1,
Milos Krstic
authored at least 161 papers
between 2003 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on linkedin.com
-
on orcid.org
On csauthors.net:
Bibliography
2024
Toward Critical Flip-Flop Identification for Soft-Error Tolerance With Graph Neural Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2024
2023
IEEE Trans. Circuits Syst. II Express Briefs, March, 2023
Sensors, 2023
Proceedings of the IEEE Wireless Communications and Networking Conference, 2023
Proceedings of the 98th IEEE Vehicular Technology Conference, 2023
Amplitude- and phase-modulated PSSS for wide bandwidth mixed analog-digital baseband processors in THz communication.
Proceedings of the 97th IEEE Vehicular Technology Conference, 2023
Prototyping Reconfigurable RRAM-Based AI Accelerators Using the RISC-V Ecosystem and Digital Twins.
Proceedings of the High Performance Computing, 2023
Addressing Single-Event-Multiple-Transient Faults in Asynchronous RH-Click Controllers.
Proceedings of the 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, 2023
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2023
On the Influence of the Laser Illumination on the Logic Cells Current Consumption : First measurement results.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023
Proceedings of the IEEE European Test Symposium, 2023
Proceedings of the 26th Euromicro Conference on Digital System Design, 2023
Towards a Comprehensive SET Analysis Flow for VLSI Circuits using Static Timing Analysis.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2023
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2023
Proceedings of the 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2023
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023
2022
Analysis of Single Event Transient Effects in Standard Delay Cells Based on Decoupling Capacitors.
J. Circuits Syst. Comput., December, 2022
A design concept for radiation hardened RADFET readout system for space applications.
Microprocess. Microsystems, April, 2022
Solar Particle Event and Single Event Upset Prediction from SRAM-Based Monitor and Supervised Machine Learning.
IEEE Trans. Emerg. Top. Comput., 2022
Fast Error Propagation Probability Estimates by Answer Set Programming and Approximate Model Counting.
IEEE Access, 2022
Proceedings of the 95th IEEE Vehicular Technology Conference, 2022
Proceedings of the 95th IEEE Vehicular Technology Conference, 2022
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Proceedings of the 2022 IEEE 33rd Annual International Symposium on Personal, 2022
Proceedings of the 2022 IEEE 33rd Annual International Symposium on Personal, 2022
Proceedings of the 2022 IEEE 33rd Annual International Symposium on Personal, 2022
FPGA-Based Acceleration of Convolutional Neural Network for Gesture Recognition Using mm-Wave FMCW Radar.
Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2022, Oslo, 2022
Proceedings of the 23rd IEEE Latin American Test Symposium, 2022
Proceedings of the 23rd IEEE Latin American Test Symposium, 2022
Low Computational Complexity Algorithm for Hand Gesture Recognition using mmWave RADAR.
Proceedings of the 18th International Symposium on Wireless Communication Systems, 2022
A Methodology for Identifying Critical Sequential Circuits with Graph Convolutional Networks.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022
Proceedings of the 2022 Joint European Conference on Networks and Communications & 6G Summit, 2022
Evaluating Read Disturb Effect on RRAM based AI Accelerator with Multilevel States and Input Voltages.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2022
Exploring Software Models for the Resilience Analysis of Deep Learning Accelerators: the NVDLA Case Study.
Proceedings of the 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
Plesiochronous Spread Spectrum Clocking With Guaranteed QoS for In-Band Switching Noise Reduction.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
CoRR, 2021
Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2021, Oslo, 2021
Proceedings of the 12th IEEE Latin America Symposium on Circuits and System, 2021
Proceedings of the 12th IEEE Latin America Symposium on Circuits and System, 2021
Towards Error Resilient and Power-Efficient Adaptive Multiprocessor System using Highly Configurable and Flexible Cross-Layer Framework.
Proceedings of the 27th IEEE International Symposium on On-Line Testing and Robust System Design, 2021
Proceedings of the 28th IEEE International Conference on Electronics, 2021
Classification of Space Particle Events using Supervised Machine Learning Algorithms.
Proceedings of the 8th IEEE International Conference on Data Science and Advanced Analytics, 2021
A Tunable Single Event Transient Filter Based on Digitally Controlled Capacitive Delay Cells.
Proceedings of the 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2021
Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment.
Proceedings of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2021
Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation.
Proceedings of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2021
2020
Soft Error Detection and Correction Architecture for Asynchronous Bundled Data Designs.
IEEE Trans. Circuits Syst., 2020
Microelectron. J., 2020
Full Error Detection and Correction Method Applied on Pipelined Structure Using Two Approaches.
J. Circuits Syst. Comput., 2020
Cross-Layer Hardware/Software Assessment of the Open-Source NVDLA Configurable Deep Learning Accelerator.
Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020
Assessing the Configuration Space of the Open Source NVDLA Deep Learning Accelerator on a Mainstream MPSoC Platform.
Proceedings of the VLSI-SoC: Design Trends, 2020
Fault Tolerant Platform for Communication and Distance Measurement in Highly Automated Driving.
Proceedings of the 9th Mediterranean Conference on Embedded Computing, 2020
Recognition of Objects in the Urban Environment using R-CNN and YOLO Deep Learning Algorithms.
Proceedings of the 9th Mediterranean Conference on Embedded Computing, 2020
R-Abax: A Radiation Hardening Legalisation Algorithm Satisfying TMR Spacing Constraints.
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020
Proceedings of the 26th IEEE International Symposium on On-Line Testing and Robust System Design, 2020
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020
Proceedings of the IEEE East-West Design & Test Symposium, 2020
Highly Configurable Framework for Adaptive Low Power and Error-Resilient System-On-Chip.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Hardware Accelerator Design with Supervised Machine Learning for Solar Particle Event Prediction.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2020
RESCUE: Interdependent Challenges of Reliability, Security and Quality in Nanoelectronic Systems.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Radiation Hardened Click Controllers for Soft Error Resilient Asynchronous Architectures.
Proceedings of the 26th IEEE International Symposium on Asynchronous Circuits and Systems, 2020
2019
Proceedings of the 29th International Symposium on Power and Timing Modeling, 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
Characterization and Modeling of SET Generation Effects in CMOS Standard Logic Cells.
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019
Aspects on Timing Modeling of Radiation-Hardness by Design Standard Cell-Based △TMR Flip-Flops.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019
Developing a Configurable Fault Tolerant Multicore System for Optimized Sensor Processing.
Proceedings of the 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2019
Proceedings of the 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2019
2018
Microelectron. Reliab., 2018
Microelectron. Reliab., 2018
Master-Clone Placement with Individual Clock Tree Implementation - a Case on Physical Chip Design.
Proceedings of the 2018 IEEE Nordic Circuits and Systems Conference, 2018
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
Interfacing 3D-stacked Electronic and Optical NoCs with Mixed CMOS-ECL Bridges: a Realistic Preliminary Assessment.
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018
Reliability Safety and Security of the Electronics in Automated Driving Vehicles - Joint Lab Lecturing Approach.
Proceedings of the 12th European Workshop on Microelectronics Education, 2018
Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018
D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018
Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle.
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018
Exploring the Performance-Energy Optimization Space of a Bridge Between 3D-Stacked Electronic and Optical Networks-on-Chip.
Proceedings of the Conference on Design of Circuits and Integrated Systems, 2018
2017
A substrate noise reduction methodology based on power domain separation of GALS subcomponents.
Proceedings of the 27th International Symposium on Power and Timing Modeling, 2017
Proceedings of the New Generation of CAS, 2017
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
Proceedings of the Euromicro Conference on Digital System Design, 2017
Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins.
Proceedings of the 20th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2017
Proceedings of the 20th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2017
A Critical Charge Model for Estimating the SET and SEU Sensitivity: A Muller C-Element Case Study.
Proceedings of the 26th IEEE Asian Test Symposium, 2017
2016
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
Enhanced architectures for soft error detection and correction in combinational and sequential circuits.
Microelectron. Reliab., 2016
J. Circuits Syst. Comput., 2016
Proceedings of the 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016
Proceedings of the 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016
Proceedings of the 22nd IEEE International Symposium on Asynchronous Circuits and Systems, 2016
GALS Partitioning Methodology for Substrate Noise Reduction in Mixed-Signal Integrated Circuits.
Proceedings of the 22nd IEEE International Symposium on Asynchronous Circuits and Systems, 2016
2015
Frequency-domain modeling of ground bounce and substrate noise for synchronous and GALS systems.
Proceedings of the 25th International Workshop on Power and Timing Modeling, 2015
Proceedings of the 45. Jahrestagung der Gesellschaft für Informatik, Informatik, Energie und Umwelt, INFORMATIK 2015, Cottbus, Germany, September 28, 2015
Proceedings of the European Conference on Circuit Theory and Design, 2015
Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015
Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015
A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates.
Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015
2014
Proceedings of the Telematics - Support for Transport, 2014
Proceedings of the 24th International Workshop on Power and Timing Modeling, 2014
Proceedings of the 24th International Workshop on Power and Timing Modeling, 2014
Proceedings of the IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, 2014
Evaluating Tire Pressure Monitoring System for traffic management purposes - Simulation study.
Proceedings of the 17th International IEEE Conference on Intelligent Transportation Systems, 2014
Improved circuitry for soft error correction in combinational logic in pipelined designs.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
Increasing multiprocessor lifetime by Youngest-First Round-Robin core gating patterns.
Proceedings of the 2014 NASA/ESA Conference on Adaptive Hardware and Systems, 2014
2013
An Early Termination Strategy for Irregular LDPC Codes with Layered Decoding - Performance Evaluation and Implementation.
Proceedings of the ISWCS 2013, 2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
A 12 Gb/s standard cell based ECL 4: 1 serializer with asynchronous parallel interface.
Proceedings of the 20th IEEE International Conference on Electronics, 2013
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013
Proceedings of the 19th IEEE International Symposium on Asynchronous Circuits and Systems, 2013
2012
Int. J. Embed. Real Time Commun. Syst., 2012
Performance and complexity analysis of channel coding schemes for multi-Gbps wireless communications.
Proceedings of the 23rd IEEE International Symposium on Personal, 2012
Platform for automated HW/SW co-verification, testing and simulation of microprocessors.
Proceedings of the 13th Latin American Test Workshop, 2012
Proceedings of the International Symposium on Signals, Systems, and Electronics, 2012
Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2012
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012
Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment.
Proceedings of the 21st IEEE Asian Test Symposium, 2012
Proceedings of the 18th IEEE International Symposium on Asynchronous Circuits and Systems, 2012
Scalable design of a programmable NMR voter with inputs' state descriptor and self-checking capability.
Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems, 2012
2011
Proceedings of the 12th International Workshop on Microprocessor Test and Verification, 2011
Proceedings of the 2011 International Symposium on System on Chip, 2011
Proceedings of the 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2011
Proceedings of the 20th IEEE Asian Test Symposium, 2011
Proceedings of the 17th IEEE International Symposium on Asynchronous Circuits and Systems, 2011
2010
Reducing Electromagnetic Interference Using Globally Asynchronous Locally Synchronous Approach.
J. Low Power Electron., 2010
Proceedings of the 16th IEEE International On-Line Testing Symposium (IOLTS 2010), 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010
2009
Proceedings of the 4th International Workshop on the Application of Formal Methods for Globally Asynchronous and Locally Synchronous Design, 2009
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS 2009), 2009
Proceedings of the 27th International Conference on Computer Design, 2009
2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
60GHz OFDM hardware demonstrators in SiGe BiCMOS: State-of-the-art and future development.
Proceedings of the IEEE 19th International Symposium on Personal, 2008
2007
Efficient Inner Receiver Design for OFDM-Based WLAN Systems: Algorithm and Architecture.
IEEE Trans. Wirel. Commun., 2007
IEEE Des. Test Comput., 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
2005
IEEE Trans. Circuits Syst. Video Technol., 2005
Proceedings of the Integrated Circuit and System Design, 2005
Proceedings of the Eighth Euromicro Symposium on Digital Systems Design (DSD 2005), 30 August, 2005
Proceedings of the 11th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2005), 2005
Proceedings of the Fifth International Conference on Application of Concurrency to System Design (ACSD 2005), 2005
2004
Proceedings of the IEEE 15th International Symposium on Personal, 2004
Proceedings of the Integrated Circuit and System Design, 2004
A CORDIC like processor for computation of arctangent and absolute magnitude of a vector.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
Proceedings of the Integrated Circuit and System Design, 2003
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003