Kamran Azadet

According to our database1, Kamran Azadet authored at least 27 papers between 1994 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A 12-b 16-GS/s RF-Sampling Capacitive DAC for Multi-Band Soft Radio Base-Station Applications With On-Chip Transmission-Line Matching Network in 16-nm FinFET.
IEEE J. Solid State Circuits, 2021

A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fsrms Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

10.6 A 12b 16GS/s RF-Sampling Capacitive DAC for Multi-Band Soft-Radio Base-Station Applications with On-Chip Transmission-Line Matching Network in 16nm FinFET.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

10.7 A 64GS/s 4×-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2015
Nonlinearity Modeling of a Chireix Outphasing Power Amplifier.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

A 150 MHz bandwidth continuous-time ΔΣ modulator in 28 nm CMOS with DAC calibration.
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015

2012
A power-optimized reconfigurable CT ΔΣ modulator in 65nm CMOS.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2007
Toward Maximizing Throughput in Wireless Relay: A General User Cooperation Model.
Proceedings of the 41st Annual Conference on Information Sciences and Systems, 2007

2006
A Multi-Carrier QAM Transceiver for Ultra-Wideband Optical Communication.
IEEE J. Solid State Circuits, 2006

2005
An integrated CMOS transceiver for a 40Gb/s SCM optical communication system.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005

2003
Frequency-interleaving technique for high-speed A/D conversion.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
Equalization and FEC techniques for optical transceivers.
IEEE J. Solid State Circuits, 2002

The use of reduced two's-complement representation in low-power DSP design.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

A low power adaptive filter using dynamic reduced 2's-complement representation.
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, 2002

2001
A 1-Gb/s joint equalizer and trellis decoder for 1000BASE-T Gigabit Ethernet.
IEEE J. Solid State Circuits, 2001

DSP techniques for optical transceivers.
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001

2000
High-speed reduced-state sequence estimation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Reduced-State Sequence Estimation with Tap-Selectable Decision-Feedback.
Proceedings of the 2000 IEEE International Conference on Communications: Global Convergence Through Communications, 2000

Pipelined reduced-state sequence estimation.
Proceedings of the Global Telecommunications Conference, 2000. GLOBECOM 2000, San Francisco, CA, USA, 27 November, 2000

A low complexity joint equalizer and decoder for 1000Base-T Gigabit Ethernet.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000

1998
A 200-mW, 3.3-V, CMOS color camera IC producing 352×288 24-b video at 30 frames/s.
IEEE J. Solid State Circuits, 1998

Low-power equalizer architectures for high-speed modems.
IEEE Commun. Mag., 1998

Reconfigurable hardware for efficient implementation of programmable FIR filters.
Proceedings of the 1998 IEEE International Conference on Acoustics, 1998

1997
A low-power 128-tap digital adaptive equalizer for broadband modems.
IEEE J. Solid State Circuits, 1997

1995
A Mismatch-Free CMOS Dynamic Voltage Comparator.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

1994
The Design of CMOS Transconductor for High Frequency Continuous-Time Filter Applications.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

Mixed-Mode Continuous-Time Video Acquisition Filters.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994


  Loading...