Kyu-Dong Hwang

Orcid: 0000-0002-6095-5808

According to our database1, Kyu-Dong Hwang authored at least 12 papers between 2010 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application.
IEEE J. Solid State Circuits, 2023

2022
A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer.
IEEE J. Solid State Circuits, 2022

A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

2021
A 21Gb/s Duobinary Transceiver for GDDR interfaces with an Adaptive Equalizer.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2018
A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2014
A 5 Gbps 1.6 mW/G bps/CH Adaptive Crosstalk Cancellation Scheme With Reference-less Digital Calibration and Switched Termination Resistors for Single-Ended Parallel Interface.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

2013
A 6.5-Gb/s 1-mW/Gb/s/CH Simple Capacitive Crosstalk Compensator in a 130-nm Process.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

2012
A Reconfigurable Heterogeneous Multimedia Processor for IC-Stacking on Si-Interposer.
IEEE Trans. Circuits Syst. Video Technol., 2012

A 5.4/2.7/1.62-Gb/s Receiver for DisplayPort Version 1.2 With Multi-Rate Operation Scheme.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012

2011
A 275mW heterogeneous multimedia processor for IC-stacking on Si-interposer.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011

2010
An area efficient asynchronous gated ring oscillator TDC with minimum GRO stages.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

A high resolution metastability-independent two-step gated ring oscillator TDC with enhanced noise shaping.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010


  Loading...