Omer Can Akgun

Orcid: 0000-0003-1572-5891

According to our database1, Omer Can Akgun authored at least 18 papers between 2006 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
A 10-hit, 771 nW Time-Mode ADC with a 2-Step TDC for Bio-Signal Acquisition.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, BioCAS 2021, 2021

2020
A Chip Integrity Monitor for Evaluating Moisture/Ion Ingress in mm-Sized Single-Chip Implants.
IEEE Trans. Biomed. Circuits Syst., 2020

2019
An Energy-Efficient Multi-Sensor Compressed Sensing System Employing Time-Mode Signal Processing Techniques.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

11nW Signal Acquisition Platform for Remote Biosensing.
Proceedings of the 2019 IEEE Biomedical Circuits and Systems Conference, 2019

A Chip Integrity Monitor for Evaluating Long-term Encapsulation Performance Within Active Flexible Implants.
Proceedings of the 2019 IEEE Biomedical Circuits and Systems Conference, 2019

2018
An Asynchronous Pipelined Time-to-Digital Converter Using Time-Domain Subtraction.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2013
Ultra low energy design exploration of digital decimation filters in 65 nm dual-V<sub>T</sub> CMOS in the sub-V<sub>T</sub> domain.
Microprocess. Microsystems, 2013

2012
High-Level Energy Estimation in the Sub-V$_{{\rm T}}$ Domain: Simulation and Measurement of a Cardiac Event Detector.
IEEE Trans. Biomed. Circuits Syst., 2012

2011
Energy-minimum sub-threshold self-timed circuits using current-sensing completion detection.
IET Comput. Digit. Tech., 2011

Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
A < 1 pJ sub-VT cardiac event detector in 65 nm LL-HVT CMOS.
Proceedings of the 18th IEEE/IFIP VLSI-SoC 2010, 2010

Minimum-Energy Sub-threshold Self-Timed Circuits: Design Methodology and a Case Study.
Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, 2010

2009
A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime.
Int. J. Circuit Theory Appl., 2009

Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V<sub><i>t</i></sub> Domain By Architectural Folding.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2009

2008
Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime.
J. Low Power Electron., 2008

A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2007
Current sensing completion detection for subthreshold asynchronous circuits.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

2006
Weak inversion performance of CMOS and DCVSPG logic families in sub-300 mV range.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006


  Loading...