Henrik Sjöland

Orcid: 0000-0001-6836-0641

According to our database1, Henrik Sjöland authored at least 84 papers between 1998 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Efficient Wideband mmW Transceiver Front End for 5G Base Stations in 22-nm FD-SOI CMOS.
IEEE J. Solid State Circuits, February, 2024

2023
A mm-Wave Differential-to-Quadrature Frequency Tripler with Automatic Locking and Quadrature Correction.
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2023

A Modular System-level Testbench for 6G Beamforming Applications with Near Circuit-Level Fidelity.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

2022
System Design and Performance for Antenna Reservation in Massive MIMO.
Proceedings of the 96th Vehicular Technology Conference, 2022

An 88% fractional bandwidth reconfigurable power amplifier for NB-IoT and LTE-M in 22 nm CMOS FDSOI.
Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2022, Oslo, 2022

2021
Power Scaling Laws for Radio Receiver Front Ends.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

6G Wireless Systems: Vision, Requirements, Challenges, Insights, and Opportunities.
Proc. IEEE, 2021

An LO Frequency Tripler with Phase Shifter and Detector in 28nm FD-SOI CMOS for 28-GHz Transceivers.
Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2021, Oslo, 2021

Analysis and Design of an 1-20 GHz Track and Hold Circuit.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
Handling PA Nonlinearity in Massive MIMO: What are the Tradeoffs Between System Capacity and Power Consumption.
Proceedings of the 54th Asilomar Conference on Signals, Systems, and Computers, 2020

2019
Improving Receiver Close-In Blocker Tolerance by Baseband G<sub>m</sub>-C Notch Filtering.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

Low Power Receiver Front Ends: Scaling Laws and Applications.
CoRR, 2019

A 65-nm CMOS Low-Power Front-End for 3rd Generation DNA Sequencing.
Proceedings of the 2019 IEEE SENSORS, Montreal, QC, Canada, October 27-30, 2019, 2019

An 11 GHz-Bandwidth Variable Gain Ka-Band Power Amplifier for 5G Applications.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019

2018
A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24-30-GHz Sliding-IF 5G Transceivers.
IEEE J. Solid State Circuits, 2018

A 4.3-mW mm-Wave Divide-by-Two Circuit with 30% Locking Range in 28-nm FD-SOI CMOS.
Proceedings of the 2018 IEEE Nordic Circuits and Systems Conference, 2018

A 24GHz, 18dBm, Broadband, Three Stacked Power Amplifier in 28nm FDSOI.
Proceedings of the 2018 IEEE Nordic Circuits and Systems Conference, 2018

2017
Two Tunable Frequency Duplexer Architectures for Cellular Transceivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

A Linearization Technique for Differential OTAs.
IEEE Trans. Circuits Syst. II Express Briefs, 2017

A 16-20 GHz LO system with 115 fs jitter for 24-30 GHz 5G in 28 nm FD-SOI CMOS.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

2016
A Digitally Assisted Nonlinearity Mitigation System for Tunable Channel Select Filters.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

A 65 nm CMOS Wideband Radio Receiver With ΔΣ-Based A/D-Converting Channel-Select Filters.
IEEE J. Solid State Circuits, 2016

A 30dBm PA for MTC communication in 65nm CMOS technology.
Proceedings of the IEEE 7th Latin American Symposium on Circuits & Systems, 2016

Comparison of two SiGe 2-stage E-band power amplifier architectures.
Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems, 2016

2015
Low Power Analog and Digital (7, 5) Convolutional Decoders in 65 nm CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

A Noise-Cancelling Receiver Front-End With Frequency Selective Input Matching.
IEEE J. Solid State Circuits, 2015

An ultra-low power charge-pump PLL with high temperature stability in 130 nm CMOS.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

A fully integrated 26 dBm linearized RF power amplifier in 65nm CMOS technology.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

CMOS adaptive TIA with embedded single-ended to differential conversion for analog optical links.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A 0.6-3.0GHz 65nm CMOS radio receiver with ΔΣ-based A/D-converting channel-select filters.
Proceedings of the ESSCIRC Conference 2015, 2015

2014
Constant Mismatch Loss Boundary Circles and Their Application to Optimum State Distribution in Adaptive Matching Networks.
IEEE Trans. Circuits Syst. II Express Briefs, 2014

A Compensation Technique for Two-Stage Differential OTAs.
IEEE Trans. Circuits Syst. II Express Briefs, 2014

A 0.55 mW SAW-Less Receiver Front-End for Bluetooth Low Energy Applications.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2014

Digitally assisted adaptive non-linearity suppression scheme for RF front ends.
Proceedings of the 25th IEEE Annual International Symposium on Personal, 2014

A 28 GHz SiGe QVCO and divider for an 81-86 GHz E-band beam steering transmitter PLL.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014

Fully integrated radio over fiber downlink for distributed multi-antenna systems in 65 nm CMOS.
Proceedings of the IEEE 12th International New Circuits and Systems Conference, 2014

Ultra low power transceivers for wireless sensors and body area networks.
Proceedings of the 8th International Symposium on Medical Information and Communication Technology, 2014

A 28 GHz SiGe QVCO with an I/Q phase error detector for an 81-86 GHz E-band transceiver.
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014

A 65 nm CMOS varactorless mm-wave VCO.
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014

L-band 180° passive phase shifter employing auto-transformer in an SOS process.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A digital baseband for low power FSK based receiver in 65 nm CMOS.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014

Lessons from ten years of the international master's program in System-on-Chip.
Proceedings of the 10th European Workshop on Microelectronics Education (EWME), 2014

A low band cellular terminal antenna impedance tuner in 130nm CMOS-SOI technology.
Proceedings of the ESSCIRC 2014, 2014

A 2.45GHz, 50uW wake-up receiver front-end with -88dBm sensitivity and 250kbps data rate.
Proceedings of the ESSCIRC 2014, 2014

A 4<sup>th</sup> order Gm-C filter with 10MHz bandwidth and 39dBm IIP3 in 65nm CMOS.
Proceedings of the ESSCIRC 2014, 2014

2013
Wideband SAW-Less Receiver Front-End With Harmonic Rejection Mixer in 65-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

Ultra low energy design exploration of digital decimation filters in 65 nm dual-V<sub>T</sub> CMOS in the sub-V<sub>T</sub> domain.
Microprocess. Microsystems, 2013

A 31.25/125MSps continuous-time ΔΣ ADC with 64/59db SNDR in 130nm CMOS.
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013

A 1V SiGe power amplifier for 81-86 GHz E-band.
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013

An LC-based tunable low-isolation device for adaptive duplexers.
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013

Analog and digital approaches for an energy efficient low complexity channel decoder.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A 3μW 500 kb/s ultra low power analog decoder with digital I/O in 65 nm CMOS.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

Performance evaluation of N-well/P-sub photodiodes in 65nm CMOS process.
Proceedings of the 6th IEEE International Conference on Advanced Infocomm Technology, 2013

Photodiodes in deep submicron CMOS process for fully integrated optical receivers.
Proceedings of the European Solid-State Device Research Conference, 2013

A 0.7 - 3.7 GHz six phase receiver front-end with third order harmonic rejection.
Proceedings of the ESSCIRC 2013, 2013

2012
A Receiver Architecture for Devices in Wireless Body Area Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2012

A 100-fJ/cycle sub-VT decimation filter chain in 65 nm CMOS.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

2011
A CMOS 4.35-mW +22-dBm IIP3 Continuously Tunable Channel Select Filter for WLAN/WiMAX Receivers.
IEEE J. Solid State Circuits, 2011

A 0.13µm CMOS ΔΣ PLL FM transmitter.
Proceedings of the 2011 NORCHIP, Lund, Sweden, November 14-15, 2011, 2011

A linearized 1.6-5 GHz low noise amplifier using positive feedback in 65 nm CMOS.
Proceedings of the 2011 NORCHIP, Lund, Sweden, November 14-15, 2011, 2011

Transistor sizing for a 4-state current mode analog channel decoder in 65-nm CMOS.
Proceedings of the 2011 NORCHIP, Lund, Sweden, November 14-15, 2011, 2011

Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

An analog (7, 5) convolutional decoder in 65 nm CMOS for low power wireless applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

A 1.6-2.6GHz 29dBm injection-locked power amplifier with 64% peak PAE in 65nm CMOS.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

A 65nm CMOS 282μW 915MHz direct conversion receiver front-end.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

A 2.25mW inductor-less 24 GHz CML frequency divider in 90nm CMOS.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

2010
A 24-GHz 90-nm CMOS beamforming receiver front-end with analog baseband phase rotation.
Proceedings of the 36th European Solid-State Circuits Conference, 2010

Comparative analysis of switching performance of transistors in SOS process for RF applications.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
Third-order nonlinearity vs. load impedance for CMOS low-noise amplifiers.
Integr., 2009

A Potential Transmitter Architecture for Future Generation Green Wireless Base Station.
EURASIP J. Wirel. Commun. Netw., 2009

2008
A comparison of polar transmitter architectures using a GaN HEMT power amplifier.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

60 GHz 130-nm CMOS second harmonic power amplifiers.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

A 25-GHz differential LC-VCO in 90-nm CMOS.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2007
Measured CMOS Switched High-Quality Capacitors in a Reconfigurable Matching Network.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

2006
An all-digital Sigma-Delta-frequency discriminator of arbitrary order.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
An adaptive impedance tuning CMOS circuit for ISM 2.4-GHz band.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

A 2.4 GHz CMOS power amplifier using internal frequency doubling.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2003
A merged CMOS LNA and mixer for a WCDMA receiver.
IEEE J. Solid State Circuits, 2003

A fully integrated 2.45 GHz 0.25μm CMOS power amplifier.
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003

2002
Tail current noise suppression in RF CMOS VCOs.
IEEE J. Solid State Circuits, 2002

2001
A filtering technique to lower LC oscillator phase noise.
IEEE J. Solid State Circuits, 2001

A 2.2 GHz CMOS VCO with inductive degeneration noise suppression.
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001

1998
A 160-MHz bipolar wide-band IF amplifier.
IEEE J. Solid State Circuits, 1998

A 100-MHz CMOS wide-band IF amplifier.
IEEE J. Solid State Circuits, 1998


  Loading...