Robert Chen-Hao Chang

Orcid: 0000-0002-3233-8087

Affiliations:
  • National Chung Hsing University, Taiwan


According to our database1, Robert Chen-Hao Chang authored at least 68 papers between 1990 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Calibration-Free Gaze Estimation by Combination with Hand and Facial Features Detection for Interactive Advertising Display.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024

2023
Design of Low-Complexity Convolutional Neural Network Accelerator for Finger Vein Identification System.
Sensors, February, 2023

LoRa-Based Hierarchical Network Architecture for IoT Indoor Positioning Applications.
Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023

2022
Drowsiness Detection System Based on PERCLOS and Facial Physiological Signal.
Sensors, 2022

2021
Introduction to the Special Section on the 2020 Asian Solid-State Circuits Conference (A-SSCC).
IEEE J. Solid State Circuits, 2021

Design and Implementation of LoRa-Based Wireless Sensor Network with Embedded System for Smart Agricultural Recycling Rapid Processing Factory.
IEICE Trans. Inf. Syst., 2021

Compensator-Free Li-Ion Battery Charger with Current Window Control.
IEICE Trans. Electron., 2021

Drunk Driving Detection Using Two-Stage Deep Neural Network.
IEEE Access, 2021

Implementation of a Novel Intelligent Drowsiness Detection Warning System.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021

2020
An AC-DC Rectifier With Active and Non-Overlapping Control for Piezoelectric Vibration Energy Harvesting.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

A 93.4% Efficiency 8-mV Offset Voltage Constant On-Time Buck Converter With an Offset Cancellation Technique.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

Prototype of Low Complexity CNN Hardware Accelerator with FPGA-based PYNQ Platform for Dual-Mode Biometrics Recognition.
Proceedings of the International SoC Design Conference, 2020

Batteryless DC-DC Boost Converter for Thermoelectric Energy Harvesting Devices.
Proceedings of the International SoC Design Conference, 2020

Modified YOLOv3-Tiny Using Dilated Convolution for Driver Distraction Detection.
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020

Design of Low-Complexity YOLOv3-Based Deep-Learning Networks with Joint Iris and Sclera Messages for Biometric Recognition Application.
Proceedings of the 9th IEEE Global Conference on Consumer Electronics, 2020

Intelligent Chips and Technologies for AIoT Era.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2020

2019
Introduction to the Special Section on the 2018 Asian Solid-State Circuits Conference (A-SSCC).
IEEE J. Solid State Circuits, 2019

Introduction to the Special Issue on the 1st IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2019).
IEEE J. Emerg. Sel. Topics Circuits Syst., 2019

2018
Design of a Low-Complexity Real-Time Arrhythmia Detection System.
J. Signal Process. Syst., 2018

2016
A Fast Algorithm-Based Cost-Effective and Hardware-Efficient Unified Architecture Design of 4 × 4, 8 × 8, 16 × 16, and 32 × 32 Inverse Core Transforms for HEVC.
J. Signal Process. Syst., 2016

3D IC design of a fully integrated four-phase buck converter.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Low-complexity SIMO buck-boost DC-DC converter for gigascale systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Design of a flexible PPG signal processing wireless device.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2016

2015
Comparison of photometric stereo and spectral analysis for visualization and assessment of burn injury from hyperspectral imaging.
Proceedings of the IEEE International Conference on Computational Intelligence and Virtual Environments for Measurement Systems and Applications, 2015

2014
High-Precision Real-Time Premature Ventricular Contraction (PVC) Detection System Based on Wavelet Transform.
J. Signal Process. Syst., 2014

Implementation of a High-Throughput Modified Merge Sort in MIMO Detection Systems.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

2013
A High-Efficiency Monolithic DC-DC PFM Boost Converter with Parallel Power MOS Technique.
VLSI Design, 2013

Recursive QR Decomposition Architecture for MIMO-OFDM Detection Systems.
J. Circuits Syst. Comput., 2013

A high-speed DC-DC converter with high efficiency at wide loading range.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

A nonlinear weighted PID controlled 12V to 1V DC-DC converter with transient suppression.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

2012
A low-complexity bio-medical signal receiver for wireless body area network.
Proceedings of the International SoC Design Conference, 2012

A fully integrated DC-DC converter for dynamic voltage scaling applications.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

A high-speed converter with light-load improvement circuit and transient detector.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
Time-distributed procedure for fast estimation of effective number of bits during ADC Design.
IEICE Electron. Express, 2011

A high-efficiency PWM DC-DC buck converter with a novel DCM control under light-load.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
Iterative QR Decomposition Architecture Using the Modified Gram-Schmidt Algorithm for MIMO Systems.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010

Low-power design of variable block-size LDPC decoder using nanometer technology.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
Adaptive Sense Current Control for DC-DC Boost Converters to Get Accurate Voltage.
IEICE Trans. Electron., 2009

Iterative QR Decomposition Architecture using the Modified Gram-Schmidt Algorithm.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2008
Analysis and Architecture Design of a Downlink -Modification MC-CDMA System Using the Tomlinson-Harashima Precoding Technique.
IEEE Trans. Veh. Technol., 2008

A High-Speed SDM-MIMO Decoder Using Efficient Candidate Searching for Wireless Communication.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008

Construction of the cyclic block-type LDPC codes for low complexity hardware implementation.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

Implementation of QR decomposition for MIMO-OFDM detection systems.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

An exact, high-efficiency PFM DC-DC boost converter with dynamic stored energy.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

2007
Low-Power Eight-Bit Scsdl CLA with a Novel Split-Level charge-Sharing Differential Logic (Scsdl).
J. Circuits Syst. Comput., 2007

Low-voltage zero quiescent current PFM boost converter for portable devices.
Proceedings of the 2007 IEEE International SOC Conference, 2007

A Low-Voltage Integrated Current-Mode Boost Converter for Portable Power Supply.
Proceedings of the 14th IEEE International Conference on Electronics, 2007

2006
Implementation of synchronization for 2x2 MIMO WLAN system.
IEEE Trans. Consumer Electron., 2006

Low Power Energy Recovery Complementary Pass-Transistor Logic.
J. Circuits Syst. Comput., 2006

Implementation of digital IQ imbalance compensation in OFDM WLAN receivers.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A new temperature-compensated CMOS bandgap reference circuit for portable applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Hardware Architecture of Improved Tomlinson-Harashima Precoding for Downlink MC-CDMA.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

A Monolithic Boost Converter with an Adaptable Current-Limited PFM Scheme.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

2005
A Low-voltage Low-power Cmos Phase-locked Loop.
J. Circuits Syst. Comput., 2005

A low jitter delay-locked loop with a realignment duty cycle corrector.
Proceedings of the Proceedings 2005 IEEE International SOC Conference, 2005

2004
Efficient IP routing table VLSI design for multigigabit routers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2004

A novel CMOS double-edge triggered flip-flop for low-power applications.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A new prescaler for fully integrated 5-GHz CMOS frequency synthesizer.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2003
A flexible design of a decision feedback equalizer and a novel CCK technique for wireless LAN systems.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
A Low-Power and High-Speed D Flip-Flop Using a Single Latch.
J. Circuits Syst. Comput., 2002

2000
A new low-voltage charge pump circuit for PLL.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

1999
VLSI implementation of a multicast ATM switch.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

1995
VLSI-Compatible Cellular Neural Networks with Optimal Solution Capability for Optimization.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

VLSI design of densely-connected array processors.
Proceedings of the 1995 International Conference on Computer Design (ICCD '95), 1995

1994
An Analog MOS Model for Circuit Simulation and Benchmark Test Results.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1993
Golden Mandarin (I)-A real-time Mandarin speech dictation machine for Chinese language with very large vocabulary.
IEEE Trans. Speech Audio Process., 1993

1990
A real-time Mandarin dictation machine for Chinese language with unlimited texts and very large vocabulary.
Proceedings of the 1990 International Conference on Acoustics, 1990


  Loading...