Samuele Germiniani
Orcid: 0000-0003-0794-8606Affiliations:
- University of Verona, Italy
According to our database1,
Samuele Germiniani
authored at least 11 papers
between 2020 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2022
Automatic Generation of Assertions for Detection of Firmware Vulnerabilities Through Alignment of Symbolic Sequences.
IEEE Trans. Emerg. Top. Comput., 2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Exploiting clustering and decision-tree algorithms to mine LTL assertions containing non-boolean expressions.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Proceedings of the 23rd IEEE Latin American Test Symposium, 2022
Risk Assessment and Prediction in Human-Robot Interaction Through Assertion Mining and Pose Estimation.
Proceedings of the 23rd IEEE Latin American Test Symposium, 2022
2021
Exploiting Program Slicing and Instruction Clusterization to Identify the Cause of Faulty Temporal Behaviours at System Level.
Proceedings of the VLSI-SoC: Technology Advancement on SoC Design, 2021
Proceedings of the 29th IFIP/IEEE International Conference on Very Large Scale Integration, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
From Informal Specifications to an ABV Framework for Industrial Firmware Verification.
Proceedings of the VLSI-SoC: Design Trends, 2020
Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020