Wendy Belluomini

According to our database1, Wendy Belluomini authored at least 18 papers between 1997 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
Mercury: bringing efficiency to key-value stores.
Proceedings of the 6th Annual International Systems and Storage Conference, 2013

MetaData persistence using storage class memory: experiences with flash-backed DRAM.
Proceedings of the 1st Workshop on Interactions of NVM/FLASH with Operating Systems and Workloads, 2013

2011
Cost Effective Storage using Extent Based Dynamic Tiering.
Proceedings of the 9th USENIX Conference on File and Storage Technologies, 2011

2010
Energy proportionality for storage: impact and feasibility.
ACM SIGOPS Oper. Syst. Rev., 2010

GAUL: Gestalt Analysis of Unstructured Logs for Diagnosing Recurring Problems in Large Enterprise Storage Systems.
Proceedings of the 29th IEEE Symposium on Reliable Distributed Systems (SRDS 2010), New Delhi, Punjab, India, October 31, 2010

2009
STOW: A Spatially and Temporally Optimized Write Caching Algorithm.
Proceedings of the 2009 USENIX Annual Technical Conference, 2009

Evaluating the impact of Undetected Disk Errors in RAID systems.
Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, 2009

2008
Flipstone: managing storage with fail-in-place and deferred maintenance service models.
ACM SIGOPS Oper. Syst. Rev., 2008

Undetected disk errors in RAID arrays.
IBM J. Res. Dev., 2008

2006
Limited switch dynamic logic circuits for high-speed low-power circuit design.
IBM J. Res. Dev., 2006

2004
A low latency and low power dynamic Carry Save Adder.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2001
Timed circuit verification using TEL structures.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001

Timed circuits: a new paradigm for high-speed design.
Proceedings of ASP-DAC 2001, 2001

2000
Timed state space exploration using POSETs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000

1999
Timed Circuit Synthesis Using Implicit Methods.
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999

Verification of Delayed-Reset Domino Circuits Using ATACS.
Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '99), 1999

1998
Verification of Timed Systems Using POSETs.
Proceedings of the Computer Aided Verification, 10th International Conference, 1998

1997
Efficient Timing Analysis Algorithms for Timed State Space Exploration.
Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 1997


  Loading...