Xiaohua Huang
Orcid: 0000-0003-4150-0477
  According to our database1,
  Xiaohua Huang
  authored at least 10 papers
  between 2019 and 2024.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
- 
    on orcid.org
On csauthors.net:
Bibliography
  2024
A 3072-Channel Neural Readout IC with Multiplexed Two-Step Incremental-SAR Conversion and Bulk-DAC-Based EDO Compensation in 22nm FDSOI.
    
  
    Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
    
  
  2022
A Compact, Low-Power Analog Front-End With Event-Driven Input Biasing for High-Density Neural Recording in 22-nm FDSOI.
    
  
    IEEE Trans. Circuits Syst. II Express Briefs, 2022
    
  
Feature refinement: An expression-specific feature learning and fusion method for micro-expression recognition.
    
  
    Pattern Recognit., 2022
    
  
Actively Multiplexed μECoG Brain Implant System With Incremental-ΔΣ ADCs Employing Bulk-DACs.
    
  
    IEEE J. Solid State Circuits, 2022
    
  
A 256-Channel Actively-Multiplexed µECoG Implant with Column-Parallel Incremental ΔΣ ADCs Employing Bulk-DACs in 22-nm FDSOI Technology.
    
  
    Proceedings of the IEEE International Solid-State Circuits Conference, 2022
    
  
  2020
Audience leisure involvement, satisfaction and behavior intention at the Macau Science Center.
    
  
    Electron. Libr., 2020
    
  
Modeling and Analysis of Thermal Characteristics of Magnetic Coupler for Wireless Electric Vehicle Charging System.
    
  
    IEEE Access, 2020
    
  
  2019
Going beyond what is visible: What multichannel data can reveal about interaction in the context of collaborative learning?
    
  
    Comput. Hum. Behav., 2019
    
  
Interoperability Improvement for Wireless Electric Vehicle Charging System Using Adaptive Phase-Control Transmitter.
    
  
    IEEE Access, 2019
    
  
A 5GHz 200kHz/5000ppm Spread-Spectrum Clock Generator with Calibration-Free Two-Point Modulation Using a Nested-Loop BBPLL.
    
  
    Proceedings of the IEEE Custom Integrated Circuits Conference, 2019