Andries J. Scholten

Orcid: 0000-0003-1861-883X

According to our database1, Andries J. Scholten authored at least 12 papers between 2004 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Random Telegraph Noise in Analog CMOS Circuits.
IEEE Trans. Circuits Syst. I Regul. Pap., 2023

2020
Modeling and characterization of HBT limits.
Proceedings of the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium, 2020

2018
SiGe HBT PA Design for 5G (28 GHz and Beyond) - Modeling and Design Challenges.
Proceedings of the 2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), 2018

2014
Identifying failure mechanisms in LDMOS transistors by analytical stability analysis.
Proceedings of the 44th European Solid State Device Research Conference, 2014

2011
Wafer-specific centering of compact transistor model parameters for advanced technologies and models.
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011

2009
The New CMC Standard Compact MOS Model PSP: Advantages for RF Applications.
IEEE J. Solid State Circuits, 2009

2007
PSP-SOI: A Surface Potential Based Compact Model of Partially Depleted SOI MOSFETs.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2006
Implementation of plug-and-play ESD protection in 5.5GHz 90nm RF CMOS LNAs - Concepts, constraints and solutions.
Microelectron. Reliab., 2006

Compact modeling of noise in CMOS.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

2005
Low-power voltage-controlled oscillators in 90-nm CMOS using high-quality thin-film postprocessed inductors.
IEEE J. Solid State Circuits, 2005

Unified non-quasi-static MOSFET model for large-signal and small-signal simulations.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005

2004
A 328 μW 5 GHz voltage-controlled oscillator in 90 nm CMOS with high-quality thin-film post-processed inductor.
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004


  Loading...