Boyu Hu
Orcid: 0000-0003-1132-7677Affiliations:
- University of California, Los Angeles, CA, USA
According to our database1,
Boyu Hu authored at least 19 papers
between 2016 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2026
CollabOD: Collaborative Multi-Backbone with Cross-scale Vision for UAV Small Object Detection.
CoRR, March, 2026
MAGF-CCL: Multi-level attentive graph fusion with cross-modal complementary learning for internal control material weaknesses prediction.
Appl. Soft Comput., 2026
Proceedings of the IEEE/CVF Winter Conference on Applications of Computer Vision, 2026
2025
MGDFIS: Multi-scale Global-detail Feature Integration Strategy for Small Object Detection.
CoRR, June, 2025
Simplify-YOLOv5m: A Simplified High-Speed Insulator Detection Algorithm for UAV Images.
IEEE Trans. Instrum. Meas., 2025
An 800GbE PAM-4 PHY Transceiver for 42 dB Copper and Direct-Drive Optical Applications in 7 nm.
IEEE Solid State Circuits Lett., 2025
Maritime Spectrum Sensing Based on Cyclostationary Features and Convolutional Neural Networks.
Entropy, 2025
An 800GbE PAM-4 PHY Transceiver that Supports 42dB Copper and Direct-Drive Optical Applications in 7nm.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2025
2022
Proceedings of the 8th IEEE International Conference on Cloud Computing and Intelligent Systems, 2022
2020
Proceedings of the IEEE Symposium on VLSI Circuits, 2020
2019
An Analog Neural Network Computing Engine Using CMOS-Compatible Charge-Trap-Transistor (CTT).
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
A Millimeter-Wave CMOS Transceiver With Digitally Pre-Distorted PAM-4 Modulation for Contactless Communications.
IEEE J. Solid State Circuits, 2019
2018
A 20Gb/s 79.5mW 127GHz CMOS transceiver with digitally pre-distorted PAM-4 modulation for contactless communications.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
2017
An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design.
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Circuits Syst. II Express Briefs, 2017
A 16-Gb/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16/256-QAM and Channel Response Detection.
IEEE J. Solid State Circuits, 2017
IEEE J. Solid State Circuits, 2017
2016
An 8-Bit Compressive Sensing ADC With 4-GS/s Equivalent Speed Utilizing Self-Timed Pipeline SAR-Binary-Search.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016