Danilo Manstretta

Orcid: 0000-0001-6085-2668

According to our database1, Danilo Manstretta authored at least 51 papers between 2002 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Analysis and Design of a Low Power Double Tail Comparator with Dynamic Bias in 5nm FinFET Technology.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023

A 20-GHz Multi-Core Digitally Controlled Oscillator with -118 dBc/Hz Phase Noise at 1MHz Offset in 28nm CMOS.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023

An Interferer-Tolerant RX with Translational Positive Feedback for 5G NR Applications Achieving 3.4 dB NF and 18 dBm OOB IIP3.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023

A 0.94 V Dynamic Bias Double Tail Comparator for High-Speed Applications in 5 nm Technology.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

2022
A 400-μW IoT Low-IF Voltage-Mode Receiver Front-End With Charge-Sharing Complex Filter.
IEEE J. Solid State Circuits, 2022

An FDD Auxiliary Receiver with a Highly Linear Low Noise Amplifier.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

A 58 GHz Bandwidth, and less than 1.8% THD, Mach-Zehnder Driver, in 28 nm CMOS Technology.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

Filtering Trans-Impedance Amplifiers: from mW of Power to GHz of Bandwidth.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022

2021
A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture.
IEEE Trans. Very Large Scale Integr. Syst., 2021

A 2<sup>nd</sup> Order Current-Mode Filter with 14dB Variable Gain and 650MHz to 1GHz Tuning-Range in 28nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

A 17 mW 33 dBm IB-OIP3 0.5-1.5 GHz Bandwidth TIA Based on an Inductor-Stabilized OTA.
Proceedings of the 47th ESSCIRC 2021, 2021

A 400-µW Low-IF IoT Receiver Front-End with Tunable Charge-Sharing Complex Filter.
Proceedings of the 47th ESSCIRC 2021, 2021

2020
Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA.
IEEE J. Solid State Circuits, 2020

2019
A 1.5-2.8 GHz current-mode LNTA achieving >25 dBm IIP3 and +8 dBm P-1dB gain compression.
Microelectron. J., 2019

A 150-MHz TIA with un-Conventional OTA Stabilization Technique via Local Active Feed-Back.
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019

A 260-MHz RF Bandwidth Mixer-First Receiver With Third-Order Current-Mode Filtering TIA.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019

A Wideband Saw-Less Transmitter Operating in Closed-Loop With Embedded N-Path Filtering.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019

A Sub-0.6V, 330 µW, 0.15 mm<sup>2</sup> Receiver Front-End for Bluetooth Low Energy (BLE) in 22 nm FD-SOI with Zero External Components.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2019

2018
Design and Analysis of 2.4 GHz 30~µW CMOS LNAs for Wearable WSN Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Analysis and Design of a 20-MHz Bandwidth, 50.5-dBm OOB-IIP3, and 5.4-mW TIA for SAW-Less Receivers.
IEEE J. Solid State Circuits, 2018

An FDD Wireless Diversity Receiver With Transmitter Leakage Cancellation in Transmit and Receive Bands.
IEEE J. Solid State Circuits, 2018

A TVWS receiver with balanced output self-calibrated IIP2 LNTA employing a low-noise current multiplier.
Integr., 2018

A Sub-IV, 72 μW Stacked LNA-VCO for Wireless Sensor Network Applications.
Proceedings of the 14th Conference on Ph.D. Research in Microelectronics and Electronics, 2018

A Mixer-1st Auxiliary Receiver for Full-Duplex Self-Interference Cancellation.
Proceedings of the 2018 New Generation of CAS, 2018

A Sub-1V, 220 μW Receiver Frontend for Wearable Wireless Sensor Network Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
An Efficient Digital Background Control for Hybrid Transformer-Based Receivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

A SAW-Less 2.4-GHz Receiver Front-End With 2.4-mA Battery Current for SoC Coexistence.
IEEE J. Solid State Circuits, 2017

Introduction to the Special Section on the 2016 Radio Frequency Integrated Circuits (RFIC) Symposium.
IEEE J. Solid State Circuits, 2017

A 30μW, 3.3dB NF CMOS LNA for wearable WSN applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

A 0.7-2 GHz auxiliary receiver with enhanced compression for SAW-less FDD.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

2016
A low power control system for real-time tuning of a hybrid transformer-based receiver.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

Highly linear TIA for SAW-less FDD receivers.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2016

2015
Analysis and Design of a 195.6 dBc/Hz Peak FoM P-N Class-B Oscillator With Transformer-Based Tail Filtering.
IEEE J. Solid State Circuits, 2015

A SAW-less receiver front-end with low power active self-interference canceler.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015

A 2.4GHz low-power SAW-less receiver for SoC coexistence.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015

A 1.7-2.1GHz +23dBm TX power compatible blocker tolerant FDD receiver with integrated duplexer in 28nm CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015

2014
Analysis and Design of a 54 GHz Distributed "Hybrid" Wave Oscillator Array With Quadrature Outputs.
IEEE J. Solid State Circuits, 2014

An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators.
IEEE J. Solid State Circuits, 2014

A 195.6dBc/Hz peak FoM P-N class-B oscillator with transformer-based tail filtering.
Proceedings of the ESSCIRC 2014, 2014

2013
Design and modeling of passive mixer-first receivers for millimeter-wave applications.
Proceedings of 2013 International Conference on IC Design & Technology, 2013

2012
A Broadband Low-Power Low-Noise Active Balun With Second-Order Distortion Cancellation.
IEEE J. Solid State Circuits, 2012

A distributed "hybrid" wave oscillator array for millimeter-wave phased-arrays.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012

2009
A low-noise active balun with IM2 cancellation for multiband portable DVB-H receivers.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

2008
A Reconfigurable Narrow-Band MB-OFDM UWB Receiver Architecture.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

A 71-73 GHz voltage-controlled standing-wave oscillator in 90 nm CMOS technology.
Proceedings of the ESSCIRC 2008, 2008

A 53 GHz DCO for mm-wave WPAN.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008

A common-base linear rf power amplifier for 3G cellular applications.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008

2007
A Highly Linear Broadband Variable Gain LNA for TV Applications.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2004
A fully integrated 0.18-μm CMOS direct conversion receiver front-end with on-chip LO for UMTS.
IEEE J. Solid State Circuits, 2004

2003
Second-order intermodulation mechanisms in CMOS downconverters.
IEEE J. Solid State Circuits, 2003

2002
Analysis and optimization of IIP2 in CMOS direct down-converters.
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, 2002


  Loading...