Francisco Corbera

Orcid: 0000-0003-0466-7729

According to our database1, Francisco Corbera authored at least 40 papers between 1999 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Efficiency and productivity for decision making on low-power heterogeneous CPU+GPU SoCs.
J. Supercomput., 2021

Efficient heterogeneous matrix profile on a CPU + High Performance FPGA with integrated HBM.
Future Gener. Comput. Syst., 2021

2020
Parallel multiprocessing and scheduling on the heterogeneous Xeon+FPGA platform.
J. Supercomput., 2020

2019
Exploring heterogeneous scheduling for edge computing with CPU and FPGA MPSoCs.
J. Syst. Archit., 2019

Heterogeneous parallel_for Template for CPU-GPU Chips.
Int. J. Parallel Program., 2019

2016
Mapping Streaming Applications on Commodity Multi-CPU and GPU On-Chip Processors.
IEEE Trans. Parallel Distributed Syst., 2016

2015
Proceedings of the Workshop on High Performance Energy Efficient Embedded Systems (HIP3ES) 2015.
CoRR, 2015

Reducing overheads of dynamic scheduling on heterogeneous chips.
CoRR, 2015

Parallel Pipeline on Heterogeneous Multi-processing Architectures.
Proceedings of the 2015 IEEE TrustCom/BigDataSE/ISPA, 2015

Pipeline Template for Streaming Applications on Heterogeneous Chips.
Proceedings of the Parallel Computing: On the Road to Exascale, 2015

Adaptive Partitioning for Irregular Applications on Heterogeneous CPU-GPU Chips.
Proceedings of the International Conference on Computational Science, 2015

2014
Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures.
J. Supercomput., 2014

A case study of different task implementations for multioutput stages in non-trivial parallel pipeline applications.
Parallel Comput., 2014

Adaptive partitioning strategies for loop parallelism in heterogeneous architectures.
Proceedings of the International Conference on High Performance Computing & Simulation, 2014

2013
Efficient floating-point representation for balanced codes for FPGA devices.
Proceedings of the 2013 IEEE 31st International Conference on Computer Design, 2013

An Experience of e-Assessment in an Introductory Course on Computer Organization.
Proceedings of the International Conference on Computational Science, 2013

2012
A data dependence test based on the projection of paths over shape graphs.
J. Parallel Distributed Comput., 2012

2011
Use of a New Moodle Module for Improving the Teaching of a Basic Course on Computer Architecture.
IEEE Trans. Educ., 2011

A case study of the task-based parallel wavefront pattern.
Proceedings of the Applications, Tools and Techniques on the Road to Exascale Computing, Proceedings of the conference ParCo 2011, 31 August, 2011

High-level template for the task-based parallel wavefront pattern.
Proceedings of the 18th International Conference on High Performance Computing, 2011

2010
A new Moodle module supporting automatic verification of VHDL-based assignments.
Comput. Educ., 2010

Evaluation of the Task Programming Model in the Parallelization of Wavefront Problems.
Proceedings of the 12th IEEE International Conference on High Performance Computing and Communications, 2010

2009
Conflict Analysis for heap-based Data Dependence Detection.
Proceedings of the Parallel Computing: From Multicores and GPU's to Petascale, 2009

On the Automatic Detection of Heap-Induced Data Dependencies with Interprocedural Shape Analysis.
Proceedings of the ICPPW 2009, 2009

2008
Development of a new MOODLE module for a basic course on computer architecture.
Proceedings of the 13th Annual SIGCSE Conference on Innovation and Technology in Computer Science Education, 2008

Parallelizing irregular C codes assisted by interprocedural shape analysis.
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008

Complete Def-Use Analysis in Recursive Programs with Dynamic Data Structures.
Proceedings of the Euro-Par 2008 Workshops, 2008

2007
Detecting loop-carried dependences in programs with dynamic data structures.
J. Parallel Distributed Comput., 2007

2006
Towards a Versatile Pointer Analysis Framework.
Proceedings of the Euro-Par 2006, Parallel Processing, 12th International Euro-Par Conference, Dresden, Germany, August 28, 2006

2005
On the parallelization of irregular and dynamic programs.
Parallel Comput., 2005

A New Strategy for Shape Analysis Based on Coexistent Link Sets.
Proceedings of the Parallel Computing: Current & Future Issues of High-End Computing, 2005

A Novel Approach for Detecting Heap-Based Loop-Carried Dependences.
Proceedings of the 34th International Conference on Parallel Processing (ICPP 2005), 2005

2004
A Framework to Capture Dynamic Data Structures in Pointer-Based Codes.
IEEE Trans. Parallel Distributed Syst., 2004

Optimization Techniques for Irregular and Pointer-Based Programs.
Proceedings of the 12th Euromicro Workshop on Parallel, 2004

A New Dependence Test Based on Shape Analysis for Pointer-Based Codes.
Proceedings of the Languages and Compilers for High Performance Computing, 2004

2002
New Shape Analysis and Interprocedural Techniques for Automatic Parallelization of C Codes.
Int. J. Parallel Program., 2002

Towards Compiler Optimization of Codes Based on Arrays of Pointers.
Proceedings of the Languages and Compilers for Parallel Computing, 15th Workshop, 2002

2001
Progressive Shape Analysis for Real C Codes.
Proceedings of the 2001 International Conference on Parallel Processing, 2001

2000
Accurate Shape Analysis for Recursive Data Structures.
Proceedings of the Languages and Compilers for Parallel Computing, 2000

1999
New shape analysis techniques for automatic parallelization of C codes.
Proceedings of the 13th international conference on Supercomputing, 1999


  Loading...