Malik Imran

Orcid: 0000-0002-1900-6387

According to our database1, Malik Imran authored at least 24 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
High-Speed Design of Post Quantum Cryptography With Optimized Hashing and Multiplication.
IEEE Trans. Circuits Syst. II Express Briefs, February, 2024

2023
High-speed SABER key encapsulation mechanism in 65nm CMOS.
J. Cryptogr. Eng., November, 2023

A Versatile and Flexible Multiplier Generator for Large Integer Polynomials.
J. Hardw. Syst. Secur., September, 2023

KaLi: A Crystal for Post-Quantum Security Using Kyber and Dilithium.
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2023

Towards High-speed ASIC Implementations of Post-Quantum Cryptography.
IACR Cryptol. ePrint Arch., 2023

Multiplierless Design of High-Speed Very Large Constant Multiplications.
CoRR, 2023

2022
Multiplierless Design of Very Large Constant Multiplications in Cryptography.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

KaLi: A Crystal for Post-Quantum Security.
IACR Cryptol. ePrint Arch., 2022

Ransomware Attack as Hardware Trojan: A Feasibility and Demonstration Study.
IEEE Access, 2022

2021
Design Space Exploration of SABER in 65nm ASIC.
IACR Cryptol. ePrint Arch., 2021

A systematic review of scalable hardware architectures for pattern matching in network security.
Comput. Electr. Eng., 2021

An Optimized Architecture for Binary Huff Curves With Improved Security.
IEEE Access, 2021

Side-Channel Trojan Insertion - a Practical Foundry-Side Attack via ECO.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

An Open-source Library of Large Integer Polynomial Multipliers.
Proceedings of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2021

2020
A 4-Stage Pipelined Architecture for Point Multiplication of Binary Huff Curves.
J. Circuits Syst. Comput., 2020

An Area Aware Accelerator for Elliptic Curve Point Multiplication.
IACR Cryptol. ePrint Arch., 2020

A Systematic Study of Lattice-based NIST PQC Algorithms: from Reference Implementations to Hardware Accelerators.
CoRR, 2020

Exploration of Hardware Architectures for String Matching Algorithms in Network Intrusion Detection Systems.
Proceedings of the IAIT 2020: The 11th International Conference on Advances in Information Technology, 2020

2019
Erratum: Flexible Architectures for Cryptographic Algorithms - A Systematic Literature Review.
J. Circuits Syst. Comput., 2019

Flexible Architectures for Cryptographic Algorithms - A Systematic Literature Review.
J. Circuits Syst. Comput., 2019

Throughput/area optimised pipelined architecture for elliptic curve crypto processor.
IET Comput. Digit. Tech., 2019

2018
ACryp-Proc: Flexible Asymmetric Crypto Processor for Point Multiplication.
IEEE Access, 2018

2017
Towards an Optimized Architecture for Unified Binary Huff Curves.
J. Circuits Syst. Comput., 2017

2016
Comparative analysis of flexible cryptographic implementations.
Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2016


  Loading...