Patricia Gonzalez-Guerrero

Orcid: 0000-0003-4377-7496

Affiliations:
  • Lawrence Berkeley National Lab, USA
  • University of Viriginia (UVA), Charlottesville, VA, USA (Ph.D.)


According to our database1, Patricia Gonzalez-Guerrero authored at least 22 papers between 2015 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Area Efficient Asynchronous SFQ Pulse Round-Robin Distribution Network.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2024

2023
Superconducting Shuttle-Flux Shift Register for Race Logic and Its Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2023

Accelerator integration in a tile-based SoC: lessons learned with a hardware floating point compression engine.
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023

An Area Efficient Superconducting Unary CNN Accelerator.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

2022
PaST-NoC: A Packet-Switched Superconducting Temporal NoC.
CoRR, 2022

Superconducting Digital DIT Butterfly Unit for Fast Fourier Transform Using Race Logic.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

Temporal and SFQ pulse-streams encoding for area-efficient superconducting accelerators.
Proceedings of the ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Lausanne, Switzerland, 28 February 2022, 2022

2021
Superconducting Shuttle-flux Shift Buffer for Race Logic.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

SRNoC: A Statically-Scheduled Circuit-Switched Superconducting Race Logic NoC.
Proceedings of the 35th IEEE International Parallel and Distributed Processing Symposium, 2021

2020
Towards on-node Machine Learning for Ultra-low-power Sensors Using Asynchronous Σ Δ Streams.
ACM J. Emerg. Technol. Comput. Syst., 2020

Fulcrum: A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2020

2019
Error-latency Trade-off for Asynchronous Stochastic Computing with ΣΔ Streams for the IoT.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

Asynchronous Stream Computing for Low Power IoT.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

ASC-FFT: Area-Efficient Low-Latency FFT Design Based on Asynchronous Stochastic Computing.
Proceedings of the 10th IEEE Latin American Symposium on Circuits & Systems, 2019

An Overflow-free Quantized Memory Hierarchy in General-purpose Processors.
Proceedings of the IEEE International Symposium on Workload Characterization, 2019

Towards low-power random forest using asynchronous computing with streams.
Proceedings of the Tenth International Green and Sustainable Computing Conference, 2019

Fourier-based Error Analysis for Computing with Asynchronous Sigma-Delta Streams.
Proceedings of the 53rd Asilomar Conference on Signals, Systems, and Computers, 2019

Asynchronous Stochastic Computing.
Proceedings of the 53rd Asilomar Conference on Signals, Systems, and Computers, 2019

2018
When "things" get older: Exploring circuit aging in IoT applications.
Proceedings of the 19th International Symposium on Quality Electronic Design, 2018

SC-SD: Towards Low Power Stochastic Computing Using Sigma Delta Streams.
Proceedings of the 2018 IEEE International Conference on Rebooting Computing, 2018

2017
Back to the Future: Digital Circuit Design in the FinFET Era.
J. Low Power Electron., 2017

2015
A 6.45 μW Self-Powered SoC With Integrated Energy-Harvesting Power Management and ULP Asymmetric Radios for Portable Biomedical Systems.
IEEE Trans. Biomed. Circuits Syst., 2015


  Loading...