Pengzhou He
Orcid: 0000-0003-3461-4548
According to our database1,
Pengzhou He
authored at least 34 papers
between 2021 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
CHIRP: Compact and High-Performance FPGA Implementation of Unified Hardware Accelerators for Ring-Binary-LWE-based PQC.
ACM Trans. Reconfigurable Technol. Syst., June, 2025
High-Performance Instruction-Set Hardware Accelerator for Ring-Binary-LWE-Based Lightweight PQC.
IEEE Trans. Very Large Scale Integr. Syst., May, 2025
HSPA: High-Throughput Sparse Polynomial Multiplication for Code-based Post-Quantum Cryptography.
ACM Trans. Embed. Comput. Syst., January, 2025
LTE: Lightweight and Timing-Efficient Unequal-Sized Polynomial Multiplication Accelerators.
IEEE Trans. Circuits Syst. II Express Briefs, January, 2025
2024
IEEE Trans. Very Large Scale Integr. Syst., May, 2024
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2024
IEEE Comput. Archit. Lett., 2024
SMALL: Scalable Matrix OriginAted Large Integer PoLynomial Multiplication Accelerator for Lattice-Based Post-Quantum Cryptography.
Proceedings of the Arithmetic of Finite Fields - 10th International Workshop, 2024
HELP: Highly Efficient and Low-Latency Hardware Accelerator for Integer Polynomial Multiplication.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Invited Paper: Enhancing Privacy-Preserving Computing with Optimized CKKS Encryption: A Hardware Acceleration Approach.
Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design, 2024
LAMP: Efficient Implementation of Lightweight Accelerator for Polynomial MultiPlication, From Falcon to RBLWE-ENC.
Proceedings of the Great Lakes Symposium on VLSI 2024, 2024
2023
KINA: Karatsuba Initiated Novel Accelerator for Ring-Binary-LWE (RBLWE)-Based Post-Quantum Cryptography.
IEEE Trans. Very Large Scale Integr. Syst., October, 2023
FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum Cryptography.
ACM Trans. Reconfigurable Technol. Syst., September, 2023
LEAP: Lightweight and Efficient Accelerator for Sparse Polynomial Multiplication of HQC.
IEEE Trans. Very Large Scale Integr. Syst., June, 2023
COPMA: Compact and Optimized Polynomial Multiplier Accelerator for High-Performance Implementation of LWR-Based PQC.
IEEE Trans. Very Large Scale Integr. Syst., April, 2023
Hardware-Implemented Lightweight Accelerator for Large Integer Polynomial Multiplication.
IEEE Comput. Archit. Lett., 2023
Novel Implementation of High-Performance Polynomial Multiplication for Unified KEM Saber based on TMVP Design Strategy.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
LOCS: LOw-Latency and ConStant-Timing Implementation of Fixed-Weight Sampler for HQC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for Ring-Binary-LWE-based Lightweight PQC.
Proceedings of the International Conference on Field Programmable Technology, 2023
Efficient Implementation of Ring-Binary-LWE-based Lightweight PQC Accelerator on the FPGA Platform.
Proceedings of the 31st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2023
Proceedings of the 57th Asilomar Conference on Signals, Systems, and Computers, ACSSC 2023, Pacific Grove, CA, USA, October 29, 2023
2022
Efficient Hardware Implementation of Finite Field Arithmetic $AB+C$AB+C for Binary Ring-LWE Based Post-Quantum Cryptography.
IEEE Trans. Emerg. Top. Comput., 2022
Efficient Hardware Arithmetic for Inverted Binary Ring-LWE Based Post-Quantum Cryptography.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
High-Performance Polynomial Multiplication Hardware Accelerators for KEM Saber and NTRU.
IACR Cryptol. ePrint Arch., 2022
IEEE Comput. Archit. Lett., 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the IEEE 40th International Conference on Computer Design, 2022
Systolic Acceleration of Polynomial Multiplication for KEM Saber and Binary Ring-LWE Post-Quantum Cryptography.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2022
Ultra Low-Complexity Implementation of Binary Ring-LWE based Post-Quantum Cryptography on FPGA Platform.
Proceedings of the FPGA '22: The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Virtual Event, USA, 27 February 2022, 2022
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2022
Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-based Post-Quantum Cryptography.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2022
2021
Novel Low-Complexity Polynomial Multiplication Over Hybrid Fields for Efficient Implementation of Binary Ring-LWE Post-Quantum Cryptography.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2021
CROP: FPGA Implementation of High-Performance Polynomial Multiplication in Saber KEM based on Novel Cyclic-Row Oriented Processing Strategy.
Proceedings of the 39th IEEE International Conference on Computer Design, 2021
Efficient Implementation of Finite Field Arithmetic for Binary Ring-LWE Post-Quantum Cryptography Through a Novel Lookup-Table-Like Method.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021