Peter P. Puschner

Orcid: 0000-0002-2495-0778

Affiliations:
  • Vienna University of Technology, Austria


According to our database1, Peter P. Puschner authored at least 121 papers between 1989 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
A qualitative cybersecurity analysis of time-triggered communication networks in automotive systems.
J. Syst. Archit., March, 2023

Constant-Loop Dominators for Single-Path Code Optimization.
Proceedings of the 21th International Workshop on Worst-Case Execution Time Analysis, 2023

Compiler-Directed Constant Execution Time on Flat Memory Systems.
Proceedings of the 26th IEEE International Symposium on Real-Time Distributed Computing, 2023

2021
A Quantitative Analysis of Interfaces to Time-Triggered Communication Buses.
IEEE/ACM Trans. Netw., 2021

Compiling for time-predictability with dual-issue single-path code.
J. Syst. Archit., 2021

Zeitgesteuerte Kommunikationsschnittstellen in unterschiedlichen Anwendungskontexten.
Proceedings of the Echtzeit 2021, 2021

A Processor Extension for Time-Predictable Code Execution.
Proceedings of the 24th IEEE International Symposium on Real-Time Distributed Computing, 2021

Synchronizing Real-Time Tasks in Time-Triggered Networks.
Proceedings of the 24th IEEE International Symposium on Real-Time Distributed Computing, 2021

Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation.
Proceedings of the 33rd Euromicro Conference on Real-Time Systems, 2021

2020
Asynchronous vs. synchronous interfacing to time-triggered communication systems.
J. Syst. Archit., 2020

An Instruction Filter for Time-Predictable Code Execution on Standard Processors.
Proceedings of the Computer Safety, Reliability, and Security. SAFECOMP 2020 Workshops, 2020

A Real-Time Application with Fully Predictable Task Timing.
Proceedings of the 23rd IEEE International Symposium on Real-Time Distributed Computing, 2020

Towards Dual-Issue Single-Path Code.
Proceedings of the 23rd IEEE International Symposium on Real-Time Distributed Computing, 2020

Synchronizing Real-Time Tasks in Time-Aware Networks: Work-in-Progress.
Proceedings of the 20th International Conference on Embedded Software, 2020

2019
Combined Approach for Safety and Security.
Proceedings of the Computer Safety, Reliability, and Security, 2019

Composable Component Interfaces for Time-Triggered Systems.
Proceedings of the 8th Mediterranean Conference on Embedded Computing, 2019

Interfacing to Time-Triggered Communication Systems.
Proceedings of the IEEE 22nd International Symposium on Real-Time Distributed Computing, 2019

2018
A Quantitative Approach for the Likelihood of Exploits of System Vulnerabilities.
Proceedings of the Computer Safety, Reliability, and Security, 2018

2017
Best Practice for Caching of Single-Path Code.
Proceedings of the 17th International Workshop on Worst-Case Execution Time Analysis, 2017

Error detection based on execution-time monitoring.
Proceedings of the 6th Mediterranean Conference on Embedded Computing, 2017

Improving Performance of Single-Path Code through a Time-Predictable Memory Hierarchy.
Proceedings of the 20th IEEE International Symposium on Real-Time Distributed Computing, 2017

2016
Using SAE J3061 for Automotive Security Requirement Engineering.
Proceedings of the Computer Safety, Reliability, and Security, 2016

Limitation and Improvement of STPA-Sec for Safety and Security Co-analysis.
Proceedings of the Computer Safety, Reliability, and Security, 2016

Constructing Time-Predictable MPSoCs: Avoid Conflicts in Temporal Control.
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016

2015
Designing a time predictable memory hierarchy for single-path code.
SIGBED Rev., 2015

Aligning single path loops to reduce the number of capacity cache misses.
SIGBED Rev., 2015

T-CREST: Time-predictable multi-core architecture for embedded systems.
J. Syst. Archit., 2015

A Generator for Time-Predictable Code.
Proceedings of the IEEE 18th International Symposium on Real-Time Distributed Computing, 2015

A Time-Predictable Instruction-Cache Architecture that Uses Prefetching and Cache Locking.
Proceedings of the 2015 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, 2015

A TDMA-Based arbitration scheme for mixed-criticality multicore platforms.
Proceedings of the International Conference on Event-based Control, 2015

2014
Towards Automated Generation of Time-Predictable Code.
Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis, 2014

Security Application of Failure Mode and Effect Analysis (FMEA).
Proceedings of the Computer Safety, Reliability, and Security, 2014

A Simulated Fault Injection Framework for Time-Triggered Safety-Critical Embedded Systems.
Proceedings of the Computer Safety, Reliability, and Security, 2014

Modeling logical execution time based safety-critical embedded systems in SystemC.
Proceedings of the 3rd Mediterranean Conference on Embedded Computing, 2014

Modeling and Simulated Fault Injection for Time-Triggered Safety-Critical Embedded Systems.
Proceedings of the 17th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2014

A dual-layer bus arbiter for mixed-criticality systems with hypervisors.
Proceedings of the 12th IEEE International Conference on Industrial Informatics, 2014

Semi-formal representation of requirements for automotive solutions using sysML.
Proceedings of the 2014 Forum on Specification and Design Languages, 2014

A novel modeling framework for time-triggered safety-critical embedded systems.
Proceedings of the 2014 Forum on Specification and Design Languages, 2014

2013
Constructing time-critical embedded systems: Decide before runtime.
Proceedings of the 2nd Mediterranean Conference on Embedded Computing, 2013

Embedded systems for safety-critical and mixed-criticality applications.
Proceedings of the 2nd Mediterranean Conference on Embedded Computing, 2013

Combined WCET analysis of bitcode and machine code using control-flow relation graphs.
Proceedings of the SIGPLAN/SIGBED Conference on Languages, 2013

The T-CREST approach of compiler and WCET-analysis integration.
Proceedings of the 16th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2013

Time-predictable code execution - Instruction-set support for the single-path approach.
Proceedings of the 16th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2013

Improving System-Level Verification of SystemC Models with SPIN.
Proceedings of the 1st French Singaporean Workshop on Formal Methods and Applications, 2013

2012
A Formal Framework for Precise Parametric WCET Formulas.
Proceedings of the 12th International Workshop on Worst-Case Execution Time Analysis, 2012

Compiling for Time Predictability.
Proceedings of the Computer Safety, Reliability, and Security, 2012

2011
Preface to the special issue on worst-case execution-time analysis.
J. Syst. Archit., 2011

Code transformations to prevent timing anomalies.
Comput. Syst. Sci. Eng., 2011

Using a Local Prefetch Strategy to Obtain Temporal Time Predictability.
Proceedings of the 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, 2011

2010
Transforming flow information during code optimization for timing analysis.
Real Time Syst., 2010

A Code Policy Guaranteeing Fully Automated Path Analysis.
Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis, 2010

Time-Predictable Computing.
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2010

Avoiding Timing Anomalies Using Code Transformations.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2010

Towards a Time-Predictable Hierarchical Memory Architecture - Prefetching Options to be Explored.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, 2010

2009
Is Chip-Multiprocessing the End of Real-Time Scheduling?.
Proceedings of the 9th Intl. Workshop on Worst-Case Execution Time Analysis, 2009

Teaching WCET Analysis in Academia and Industry: A Panel Discussion.
Proceedings of the 9th Intl. Workshop on Worst-Case Execution Time Analysis, 2009

A Single-Path Chip-Multiprocessor System.
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2009

Model-Driven Design and Organic Computing -- Combinable Strategies?.
Proceedings of the 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2009

Precise Worst-Case Execution Time Analysis for Processors with Timing Anomalies.
Proceedings of the 21st Euromicro Conference on Real-Time Systems, 2009

2008
The worst-case execution-time problem - overview of methods and survey of tools.
ACM Trans. Embed. Comput. Syst., 2008

Using model checking to derive loop bounds of general loops within ANSI-C applications for measurement based WCET analysis.
Proceedings of the International Workshop on Intelligent Solutions in Embedded Systems, 2008

On Composable System Timing, Task Timing, and WCET Analysis.
Proceedings of the 8th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2008

An Operating System for a Time-Predictable Computing Node.
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2008

Obstacles in Worst-Case Execution Time Analysis.
Proceedings of the 11th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2008), 2008

Measurement-Based Timing Analysis.
Proceedings of the Leveraging Applications of Formal Methods, 2008

2007
Cross-Platform Verification Framework for Embedded Systems.
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2007

Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache.
Proceedings of the Tenth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2007), 2007

Automated Formal Verification and Testing of C Programs for Embedded Systems.
Proceedings of the Tenth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2007), 2007

Using a Runtime Measurement Device with Measurement-Based WCET Analysis.
Proceedings of the Embedded System Design: Topics, Techniques and Trends, IFIP TC10 Working Conference: International Embedded Systems Symposium (IESS), May 30, 2007

2006
Guest Editorial: Introduction to the Special Issue.
Real Time Syst., 2006

Code Analysis for Temporal Predictability.
Real Time Syst., 2006

Development of a Framework for Automated Systematic Testing of Safety-Critical Embedded Systems.
Proceedings of the 4th International Workshop on Intelligent Solutions in Embedded Systems, 2006

Comparing WCET and Resource Demands of Trigonometric Functions Implemented as Iterative Calculations vs. Table-Lookup.
Proceedings of the 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2006

Portable Data Exchange for Remote-Testing Frameworks.
Proceedings of the Ninth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2006), 2006

From Time-Triggered to Time-Deterministic Real-Time Systems.
Proceedings of the From Model-Driven Design to Resource Management for Distributed Embedded Systems, 2006

2005
Guest Editorial.
Real Time Syst., 2005

Experiments with WCET-Oriented Programming and the Single-Path Architecture.
Proceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2005), 2005

Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis.
Proceedings of the 5th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2005

Measurement-Based Worst-Case Execution Time Analysis.
Proceedings of the Third IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems, 2005

Principles of Timing Anomalies in Superscalar Processors.
Proceedings of the Fifth International Conference on Quality Software (QSIC 2005), 2005

Classification of WCET Analysis Techniques.
Proceedings of the Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2005), 2005

Automatic Timing Model Generation by CFG Partitioning and Model Checking.
Proceedings of the 2005 Design, 2005

2004
Function Test Environment for Embedded Driver Components.
Proceedings of the 7th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2004), 2004

2003
Evaluating the Expressive Power of the Real-Time Specification for Java.
Real Time Syst., 2003

Avoiding Timing Problems in Real-Time Software.
Proceedings of the 1st IEEE Workshop on Software Technologies for Future Embedded Systems, 2003

Algorithms for Dependable Hard Real-Time Systems.
Proceedings of the 8th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2003), 2003

Timing Analysis of Optimised Code.
Proceedings of the 8th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2003), 2003

Input-Dependency Analysis for Hard Real-Time Software.
Proceedings of the 9th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS Fall 2003), 2003

Function Test Framework for Testing IO-Blocks in a Model-Based Rapid Prototyping Development Environment for Embedded Control Applications.
Proceedings of the First Workshop on Intelligent Solutions in Embedded Systems, 2003

A Simple and Efficient Fully Automatic Worst-Case Execution Time Analysis for Model-Based Application Development.
Proceedings of the First Workshop on Intelligent Solutions in Embedded Systems, 2003

Discussion of Misconceptions about WCET Analysis.
Proceedings of the 3rd International Workshop on Worst-Case Execution Time Analysis, 2003

Transformation of Meta-Information by Abstract Co-interpretation.
Proceedings of the Software and Compilers for Embedded Systems, 7th International Workshop, 2003

Hard Real-Time Programming is Different.
Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 2003

Intelligent Editor for Writing Worst-Case-Execution-Time-Oriented Programs.
Proceedings of the Embedded Software, Third International Conference, 2003

Processor Support for Temporal Predictability - The SPEAR Design Example.
Proceedings of the 15th Euromicro Conference on Real-Time Systems (ECRTS 2003), 2003

2002
Writing Temporally Predictable Code.
Proceedings of the 7th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2002), 2002

Java Virtual-Machine Support for Portable Worst-Case Execution-Time Analysis.
Proceedings of the 5th International Symposiun on Object Oriented Real-Time Distributed Computing, 2002

Transforming Execution-Time Boundable Code into Temporally Predictable Code.
Proceedings of the Design and Analysis of Distributed Embedded Systems, IFIP 17<sup>th</sup> World Computer Congress, 2002

Fully Automatic Worst-Case Execution Time Analysis for Matlab/Simulink Models.
Proceedings of the 14th Euromicro Conference on Real-Time Systems (ECRTS 2002), 2002

2001
Translating Off-Line Schedules into Task Attributes for Fixed Priority Scheduling.
Proceedings of the 22nd IEEE Real-Time Systems Symposium (RTSS 2001), 2001

A Profile for High-Integrity Real-Time Java Programs.
Proceedings of the 4th International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2001), 2001

Assumption coverage under different failure modes in the time-triggered architecture.
Proceedings of 8th IEEE International Conference on Emerging Technologies and Factory Automation, 2001

WCET Analysis of Reusable Portable Code.
Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS 2001), 2001

Transformation of Path Information for WCET Analysis during Compilation.
Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS 2001), 2001

2000
Guest Editorial: A Review of Worst-Case Execution-Time Analysis.
Real Time Syst., 2000

Low-level analysis of a portable Java byte code WCET analysis framework.
Proceedings of the 7th International Workshop on Real-Time Computing and Applications Symposium (RTCSA 2000), 2000

1999
Real-Time Performance of Sorting Algorithms.
Real Time Syst., 1999

Time-constrained sorting-a comparison of different algorithms.
Proceedings of the 11th Euromicro Conference on Real-Time Systems (ECRTS 1999), 1999

1998
Testing the Results of Static Worst-Case Execution-Time Analysis.
Proceedings of the 19th IEEE Real-Time Systems Symposium, 1998

A tool for high-level language analysis of worst-case execution times.
Proceedings of the 10th Euromicro Conference on Real-Time Systems (ECRTS 1998), 1998

1997
Computing Maximum Task Execution Times - A Graph-Based Approach.
Real Time Syst., 1997

Problems in Static Worst-Case Execution Time Analysis.
Proceedings of the MMB '97, 1997

Which sorting algorithms to choose for hard real-time applications.
Proceedings of the Ninth Euromicro Workshop on Real-Time Systems, 1997

1993
Real-time system development: The programming model of MARS.
Proceedings of the International Symposium on Autonomous Decentralized Systems, 1993

A Tool for the Computation of Worst Case Task Execution Times.
Proceedings of the Fifth Euromicro Workshop on Real-Time Systems, 1993

1992
Developing Real-Time Tasks With Predictable Timing.
IEEE Softw., 1992


1991
The design of real-time systems: from specification to implementation and verification.
Softw. Eng. J., 1991

An Engineering Approach to Hard Real-Time System Design.
Proceedings of the ESEC '91, 1991

1990
Tolerating transient faults in MARS.
Proceedings of the 20th International Symposium on Fault-Tolerant Computing, 1990

1989
Calculating the Maximum Execution Time of Real-Time Programs.
Real Time Syst., 1989


  Loading...