Rana Elnaggar

Orcid: 0000-0002-9733-2938

Affiliations:
  • Duke University, Durham, NC, USA


According to our database1, Rana Elnaggar authored at least 16 papers between 2017 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAS.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024

2023
Learning Malicious Circuits in FPGA Bitstreams.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., March, 2023

Power Side-Channel Vulnerability Assessment of Lightweight Cryptographic Scheme, XOODYAK.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
Accurate and Robust Malware Detection: Running XGBoost on Runtime Data From Performance Counters.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Securing SoCs With FPGAs Against Rowhammer Attacks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Runtime Malware Detection Using Embedded Trace Buffers.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

2021
Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Security Against Data-Sniffing and Alteration Attacks in IJTAG.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

2020
Security and Survivability of Heterogeneous SoCs.
PhD thesis, 2020

Detection of Rowhammer Attacks in SoCs with FPGAs.
Proceedings of the IEEE European Test Symposium, 2020

2019
Hardware Trojan Detection Using Changepoint-Based Anomaly Detection Techniques.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

PREEMPT: PReempting Malware by Examining Embedded Processor Traces.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018
Machine Learning for Hardware Security: Opportunities and Risks.
J. Electron. Test., 2018

Securing IJTAG against data-integrity attacks.
Proceedings of the 36th IEEE VLSI Test Symposium, 2018

2017
Run-time hardware trojan detection using performance counters.
Proceedings of the IEEE International Test Conference, 2017


  Loading...