Sangbu Yun
Orcid: 0000-0002-8021-4791
According to our database1,
Sangbu Yun authored at least 14 papers
between 2020 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2026
IEEE J. Solid State Circuits, April, 2026
UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN.
Proceedings of the IEEE International Solid-State Circuits Conference, 2026
Memory-Efficient Partially Self-Corrected Min-Sum LDPC Decoder for 5G NR Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026
2025
Hybrid Ordered Statistics Decoding of Short-Length BCH Codes for URLLC Systems: Theoretical Analysis and Decoder Implementation.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2025
Distinguishing Pathologic Gait in Older Adults Using Instrumented Insoles and Deep Neural Networks.
IEEE J. Biomed. Health Informatics, July, 2025
High-Throughput Software-Defined LDPC Encoder and Decoder With x86-Based Data-Level Parallelism.
IEEE Trans. Veh. Technol., January, 2025
2024
Hard-Decision SCL Polar Decoder With Weighted Pruning Operation for Storage Applications.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2024
IEEE Wirel. Commun. Lett., March, 2024
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
A 5.76 Gb/s 79.7 pJ/b 128×32 Massive Deep-Learning Uplink MIMO Detector in 28nm CMOS Technology.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2024
2023
Proceedings of the 14th International Conference on Information and Communication Technology Convergence, 2023
2022
Area- and Energy-Efficient LDPC Decoder Using Mixed-Resolution Check-Node Processing.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
Low-Complexity and Low-Latency SVC Decoding Architecture Using Modified MAP-SP Algorithm.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2020
Ultra-Low-Latency LDPC Decoding Architecture using Reweighted Offset Min-Sum Algorithm.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020