Shanq-Jang Ruan

According to our database1, Shanq-Jang Ruan authored at least 123 papers between 1999 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
A Throughput-Optimized Channel-Oriented Processing Element Array for Convolutional Neural Networks.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Environmental Noise Classification with Inception-Dense Blocks for Hearing Aids.
Sensors, 2021

Accumulation-Aware Shift and Difference-Add Booth Multiplier for Energy-Efficient Convolutional Neural Network Inference.
Circuits Syst. Signal Process., 2021

Real-Time Noise Classifier on Smartphones.
IEEE Consumer Electron. Mag., 2021

Efficient Hand Gesture Recognition System based on Computer Vision: An Overview.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021

2020
Depth-Guided Pixel Dimming With Saliency-Oriented Power-Saving Transformation for Stereoscope AMOLED Displays.
IEEE Trans. Circuits Syst. Video Technol., 2020

Continual Learning Strategy in One-Stage Object Detection Framework Based on Experience Replay for Autonomous Driving Vehicle.
Sensors, 2020

Optimizing the Sensor Placement for Foot Plantar Center of Pressure without Prior Knowledge Using Deep Reinforcement Learning.
Sensors, 2020

Crowd gathering and commotion detection based on the stillness and motion model.
Multim. Tools Appl., 2020

A low complexity detection method for video data discontinuity implemented on SoC-FPGA by using pixel location prediction scheme.
Multim. Tools Appl., 2020

An effective hybrid pruning architecture of dynamic convolution for surveillance videos.
J. Vis. Commun. Image Represent., 2020

A Low-Cost Wireless Multichannel Surface EMG Acquisition System.
IEEE Consumer Electron. Mag., 2020

Model-Based Deep Encoding Based on USB Transmission for Modern Edge Computing Architectures.
IEEE Access, 2020

Hybrid Automatic Lung Segmentation on Chest CT Scans.
IEEE Access, 2020

A 3DCNN-LSTM Hybrid Framework for sEMG-Based Noises Recognition in Exercise.
IEEE Access, 2020

Power-Management Strategies in sEMG Wireless Body Sensor Networks Based on Computation Allocations: A Case Study for Fatigue Assessments.
IEEE Access, 2020

2019
Intelligent Systems for Smart Health Care: Leveraging Information for Better Well-Being.
IEEE Consumer Electron. Mag., 2019

Finger-Vein as a Biometric-Based Authentication.
IEEE Consumer Electron. Mag., 2019

Detecting Abnormal Massive Crowd Flows: Characterizing Fleeing En Masse by Analyzing the Acceleration of Object Vectors.
IEEE Consumer Electron. Mag., 2019

3D-CLDNN: An Effective Architecture on Deep Neural Network for sEMG-Based Lower Limb Abnormal Recognition.
Proceedings of the IEEE 8th Global Conference on Consumer Electronics, 2019

Chinese Articulation Disorder-Correcting Application Based on Neural Networks.
Proceedings of the IEEE 8th Global Conference on Consumer Electronics, 2019

2018
Advanced Multimedia Power-Saving Method Using a Dynamic Pixel Dimmer on AMOLED Displays.
IEEE Trans. Circuits Syst. Video Technol., 2018

A seamless ground truth detection for enhancing localization on mobile robots.
Multim. Tools Appl., 2018

Low order adaptive region growing for lung segmentation on plain chest radiographs.
Neurocomputing, 2018

Crowd Gathering Detection Based on the Foreground Stillness Model.
IEICE Trans. Inf. Syst., 2018

Improving Mobility for the Visually Impaired: A Wearable Indoor Positioning System Based on Visual Markers.
IEEE Consumer Electron. Mag., 2018

The Design and Implementation of a Latency-Aware Packet Classification for OpenFlow Protocol based on FPGA.
Proceedings of the VII International Conference on Network, Communication and Computing, 2018

Performance Evaluation of Edge Computing-Based Deep Learning Object Detection.
Proceedings of the VII International Conference on Network, Communication and Computing, 2018

Project OurPuppet: A system to support people with dementia and their caregiving relatives at home.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

2017
An Effective Occipitomental View Enhancement Based on Adaptive Morphological Texture Analysis.
IEEE J. Biomed. Health Informatics, 2017

An efficient dynamic window size selection method for 2-D histogram construction in contextual and variational contrast enhancement.
Multim. Tools Appl., 2017

Improved local histogram equalization with gradient-based weighting process for edge preservation.
Multim. Tools Appl., 2017

Low order SSIM-based pixel dimming algorithm with weighted high frequency spectrum suppressor for AMOLED displays.
Proceedings of the IEEE 6th Global Conference on Consumer Electronics, 2017

2016
Efficient adaptive thresholding algorithm for in-homogeneous document background removal.
Multim. Tools Appl., 2016

VoiceCode: A 2D barcode system for digital audio encoding.
Proceedings of the IEEE 5th Global Conference on Consumer Electronics, 2016

A wearable indoor locating system based on visual marker recognition for people with visual impairment.
Proceedings of the IEEE 5th Global Conference on Consumer Electronics, 2016

2015
Post-layout Redundant Via Insertion Approach Considering Multiple Via Configuration.
Circuits Syst. Signal Process., 2015

A cluster-based reliability- and thermal-aware 3D floorplanning using redundant STSVs.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015

FPGA implementation of automatic speech recognition system in a car environment.
Proceedings of the IEEE 4th Global Conference on Consumer Electronics, 2015

A low complexity depth map compression approach for Microsoft Kinect devices.
Proceedings of the IEEE 4th Global Conference on Consumer Electronics, 2015

An efficient data loading mechanism for list-style UI with content separation and parallel processing in mobile systems.
Proceedings of the IEEE 4th Global Conference on Consumer Electronics, 2015

2014
Rule-Based Redundant Via-Aware Standard Cell Design Considering Multiple Via Configuration.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2014

Adaptive Thresholding Algorithm: Efficient Computation Technique Based on 2-D Intelligent Block Detection for Degraded Images.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2014

Sparse Matrix-Vector Multiplication: A Data Mapping-Based Architecture.
Proceedings of the 15th International Conference on Parallel and Distributed Computing, 2014

An intelligent block segmentation based contrast enhancement for edge preservation.
Proceedings of the IEEE 3rd Global Conference on Consumer Electronics, 2014

2013
Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate.
IEEE Trans. Very Large Scale Integr. Syst., 2013

Hash-Based Linked-List Histogram Construction.
IEICE Trans. Inf. Syst., 2013

An Efficient <i>O</i>(1) Contrast Enhancement Algorithm Using Parallel Column Histograms.
IEICE Trans. Inf. Syst., 2013

Energy-Efficient IDCT Design for DS-CDMA Watermarking Systems.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013

Fast and efficient median filter for removing 1-99% levels of salt-and-pepper noise in images.
Eng. Appl. Artif. Intell., 2013

A practical NoC design for parallel DES computation.
Proceedings of the 2013 International Symposium on VLSI Design, Automation, and Test, 2013

Configurable redundant via-aware standard cell design considering multi-via mechanism.
Proceedings of the International Symposium on Quality Electronic Design, 2013

A low power detection routing method for bufferless NoC.
Proceedings of the International Symposium on Quality Electronic Design, 2013

Reliability consideration with rectangle- and double-signal through silicon vias insertion in 3D thermal-aware floorplanning.
Proceedings of the International Symposium on Quality Electronic Design, 2013

Histogram shrinking for power-saving contrast enhancement.
Proceedings of the IEEE International Conference on Image Processing, 2013

A Sub-Image Edge Preservation method for histogram equalization.
Proceedings of the 9th International Conference on Information, 2013

2012
Accurate Motion Detection Using a Self-Adaptive Background Matching Framework.
IEEE Trans. Intell. Transp. Syst., 2012

Sub-Trees Modification of Huffman Coding for Stuffing Bits Reduction and Efficient NRZI Data Transmission.
IEEE Trans. Broadcast., 2012

Statistical skin color detection method without color transformation for real-time surveillance systems.
Eng. Appl. Artif. Intell., 2012

Constant time O(1) contextual and variational contrast enhancement with integral histogram.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

An Energy Efficient Binarization Algorithm Based on 2-D Intelligent Block Detection for Complex Texture and Gradient Color Images.
Proceedings of the 2012 Sixth International Conference on Genetic and Evolutionary Computing, 2012

Intelligent applications design in automotive infortainment systems.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011
Scene Analysis for Object Detection in Advanced Surveillance Systems Using Laplacian Distribution Model.
IEEE Trans. Syst. Man Cybern. Part C, 2011

Illumination-Sensitive Background Modeling Approach for Accurate Moving Object Detection.
IEEE Trans. Broadcast., 2011

FPGA implementation of high sampling rate in-car non-stationary noise cancellation based on adaptive Wiener filter.
Proceedings of the IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 2011

Enhanced Redundant via Insertion with Multi-via Mechanisms.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2011

An error-correction scheme with Reed-Solomon codec for CAN bus transmission.
Proceedings of the International Symposium on Intelligent Signal Processing and Communications Systems, 2011

Nanometer-scale standard cell library for enhanced redundant via1 insertion rate.
Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, 2011

FPGA acceleration of Sparse Matrix-Vector Multiplication based on Network-on-Chip.
Proceedings of the 19th European Signal Processing Conference, 2011

2010
Adaptive thresholding algorithm: Efficient computation technique based on intelligent block detection for degraded document images.
Pattern Recognit., 2010

Honeycomb model based skin colour detector for face detection.
Int. J. Comput. Appl. Technol., 2010

Image Quality Analysis of a Novel Histogram Equalization Method for Image Contrast Enhancement.
IEICE Trans. Inf. Syst., 2010

Foreground-Adaptive Motion Detection in Broad Surveillance Environments.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2010

Advanced motion detection for intelligent video surveillance systems.
Proceedings of the 2010 ACM Symposium on Applied Computing (SAC), 2010

Advanced background subtraction approach using Laplacian distribution model.
Proceedings of the 2010 IEEE International Conference on Multimedia and Expo, 2010

A novel crosstalk quantitative approach for simultaneously reducing power, noise, and delay based on bus-invert encoding schemes.
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010

A hardware-efficient color segmentation algorithm for face detection.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

Sparse Matrix-Vector Multiplication Based on Network-on-Chip in FPGA.
Proceedings of the 10th IEEE International Conference on Computer and Information Technology, 2010

2009
Synthesis and Design of Parameter Extractors for Low-Power Pre-Computation-Based Content-Addressable Memory.
IEICE Trans. Electron., 2009

An energy efficient and high securitywatermarking mechanism based on DS-CDMA.
Proceedings of the 2009 IEEE International Conference on Multimedia and Expo, 2009

An improved comparison circuit for low power pre-computation-based content-addressable memory designs.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

2008
Low Power Design of Precomputation-Based Content-Addressable Memory.
IEEE Trans. Very Large Scale Integr. Syst., 2008

DS<sup>2</sup>IS: Dictionary-based segmented inversion scheme for low power dynamic bus design.
J. Syst. Archit., 2008

An efficient thresholding algorithm for degraded document images based on intelligent block detection.
Proceedings of the IEEE International Conference on Systems, 2008

Integrating Bi-Direction Audio and Video Transmission for UltraVNC.
Proceedings of the NCM 2008, The Fourth International Conference on Networked Computing and Advanced Information Management, Gyeongju, Korea, September 2-4, 2008, 2008

A low power high performance design for JPEG Huffman decoder.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

Synthesis and design of parameter extractors for low-power pre-computation-based content-addressable memory using gate-block selection algorithm.
Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008

2007
Low-power and high-quality Cordic-based Loeffler DCT for signal processing.
IET Circuits Devices Syst., 2007

A High Quality Robust Digital Watermarking by Smart Distribution Technique and Effective Embedded Scheme.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007

Design and Analysis of Low Power Dynamic Bus Based on RLC simulation.
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007

Improve CAM power efficiency using decoupled match line scheme.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

Bipartition Architecture for Low Power JPEG Huffman Decoder.
Proceedings of the Advances in Computer Systems Architecture, 2007

2006
Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing.
IEEE Trans. Very Large Scale Integr. Syst., 2006

Low Power Block-Based Watermarking Algorithm.
IEICE Trans. Inf. Syst., 2006

A High Quality Robust Watermarking Scheme.
Proceedings of the Advances in Multimedia Information Processing, 2006

Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs.
Proceedings of the 2006 International Symposium on Physical Design, 2006

Low power scheduling method using multiple supply voltages.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A Simple and Accurate Color Face Detection Algorithm in Complex Background.
Proceedings of the 2006 IEEE International Conference on Multimedia and Expo, 2006

A computationally efficient high-quality cordic based DCT.
Proceedings of the 14th European Signal Processing Conference, 2006

DS2IS: Dictionary-based Segmented Signal Inversion Scheme for Low Power Dynamic Bus Design.
Proceedings of the 9th International Conference in Information Technology, 2006

2005
Bipartitioning and encoding in low-power pipelined circuits.
ACM Trans. Design Autom. Electr. Syst., 2005

Dnamic contrast enhancement based on histogram specification.
IEEE Trans. Consumer Electron., 2005

Quality and Power Efficient Architecture for the Discrete Cosine Transform.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

Energy-Efficient Watermark Algorithm Based on Pairing Mechanism.
Proceedings of the Knowledge-Based Intelligent Information and Engineering Systems, 2005

A low power scheduling method using dual V<sub>dd</sub> and dual V<sub>th</sub>.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

An efficient algorithm for simultaneous wire permutation, inversion, and spacing.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Simultaneous Wire Permutation, Inversion, and Spacing with Genetic Algorithm for Energy-Efficient Bus Design.
Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), 2005

A new Block-XOR precomputation-based CAM design for low-power embedded system.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

2003
Design and analysis of low-power cache using two-level filter scheme.
IEEE Trans. Very Large Scale Integr. Syst., 2003

On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

A novel approach for digital waveform compression.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003

State Reordering for Low Power Combinational Logic.
Proceedings of the Advances in Computer Systems Architecture, 2003

2002
ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits.
IEEE Trans. Very Large Scale Integr. Syst., 2002

An Efficient Two-Level Filter Scheme for Low Power Cache.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002

Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002

Cache Design for Eliminating the Address Translation Bottleneck and Reducing the Tag Area Cost.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002

Energy analysis of bipartition architecture for pipelined circuits.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2002, 2002

2001
A bipartition-codec architecture to reduce power in pipelinedcircuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001

Synthesis of partition-codec architecture for low power and small area circuit design.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

An entropy-based algorithm to reduce area overhead for bipartition-codec architecture.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

2000
On Key Distribution in Secure Multicasting.
Proceedings of the Proceedings 27th Conference on Local Computer Networks, 2000

An effective output-oriented algorithm for low power multipartition architecture.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

1999
A bipartition-codec architecture to reduce power in pipelined circuits.
Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design, 1999


  Loading...