Shuo Cai

Orcid: 0009-0001-4227-4849

According to our database1, Shuo Cai authored at least 47 papers between 2013 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Vehicle Stability Analysis by Zero Dynamics to Improve Control Performance.
IEEE Trans. Control. Syst. Technol., November, 2023

A secure scan architecture using parallel latch-based lock.
Integr., November, 2023

Dynamics analysis, FPGA realization and image encryption application of a 5D memristive exponential hyperchaotic system.
Integr., May, 2023

Four-input-C-element-based multiple-node-upset-self-recoverable latch designs.
Integr., May, 2023

A highly reliable and low-power cross-coupled 18T SRAM cell.
Microelectron. J., April, 2023

Privacy Protection of Medical Data Based on Multi-Scroll Memristive Hopfield Neural Network.
IEEE Trans. Netw. Sci. Eng., 2023

Complex Dynamics, Hardware Implementation and Image Encryption Application of Multiscroll Memeristive Hopfield Neural Network With a Novel Local Active Memeristor.
IEEE Trans. Circuits Syst. II Express Briefs, 2023

Low-power and high-speed SRAM cells for double-node-upset recovery.
Integr., 2023

Three-Dimensional Marine Ranching Cage Inspection Path Planning Integrating the Differential Evolution and Particle Swarm Optimization Algorithms.
IEEE Access, 2023

Adversarial Driving Behavior Generation Incorporating Human Risk Cognition for Autonomous Vehicle Evaluation.
IROS, 2023

Reliability and Availability Analysis of Aircraft Landing Gear System Considering Common Cause Failure.
Proceedings of the 2023 International Conference on Computer, 2023

A Low-Delay Quadruple-Node-Upset Self-Recoverable Latch Design.
Proceedings of the 32nd IEEE Asian Test Symposium, 2023

2022
Ensuring Cryptography Chips Security by Preventing Scan-Based Side-Channel Attacks With Improved DFT Architecture.
IEEE Trans. Syst. Man Cybern. Syst., 2022

A novel intelligent hyper-heuristic algorithm for solving optimization problems.
J. Intell. Fuzzy Syst., 2022

Feature extraction method of multi-frame image in cloud video.
Int. J. Inf. Commun. Technol., 2022

An Accurate Estimation Algorithm for Failure Probability of Logic Circuits Using Correlation Separation.
J. Electron. Test., 2022

Open-source dataset of vehicle state for an electric vehicle on a low-adhesion road.
Sci. China Inf. Sci., 2022

2021
Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory.
IEEE Trans. Emerg. Top. Comput., 2021

A new multi-scroll Chua's circuit with composite hyperbolic tangent-cubic nonlinearity: Complex dynamics, Hardware implementation and Image encryption application.
Integr., 2021

Chaos-Based Engineering Applications with a 6D Memristive Multistable Hyperchaotic System and a 2D SF-SIMM Hyperchaotic Map.
Complex., 2021

A Low-Cost Quadruple-Node-Upset Self-Recoverable Latch Design.
Proceedings of the IEEE International Test Conference in Asia, 2021

Research on the Implementation Path of Big Data Technology to Promote the Integration of Production and Marketing of Agricultural Products.
Proceedings of the ICSEB 2021: 5th International Conference on Software and e-Business, Osaka, Japan, December 3, 2021

2020
A 1 V, 0.53 ns, 59 μW Current Comparator Using Standard 0.18 μm CMOS Technology.
Wirel. Pers. Commun., 2020

A New 4D Four-Wing Memristive Hyperchaotic System: Dynamical Analysis, Electronic Circuit Design, Shape Synchronization and Secure Communication.
Int. J. Bifurc. Chaos, 2020

Soft Error Reliability Evaluation of Nanoscale Logic Circuits in the Presence of Multiple Transient Faults.
J. Electron. Test., 2020

Secure Communication Scheme Based on a New 5D Multistable Four-Wing Memristive Hyperchaotic System with Disturbance Inputs.
Complex., 2020

CCII and FPGA Realization: A Multistable Modified Fourth-Order Autonomous Chua's Chaotic System with Coexisting Multiple Attractors.
Complex., 2020

Dynamic Analysis, Circuit Design, and Synchronization of a Novel 6D Memristive Four-Wing Hyperchaotic System with Multiple Coexisting Attractors.
Complex., 2020

Chaos-Based Application of a Novel Multistable 5D Memristive Hyperchaotic System with Coexisting Multiple Attractors.
Complex., 2020

Pseudorandom Number Generator Based on Three Kinds of Four-Wing Memristive Hyperchaotic System and Its Application in Image Encryption.
Complex., 2020

An Efficient Degraded Deductive Fault Simulator for Small-Delay Defects.
IEEE Access, 2020

2019
Securing Cryptographic Chips against Scan-Based Attacks in Wireless Sensor Network Applications.
Sensors, 2019

A robust and fixed-time zeroing neural dynamics for computing time-variant nonlinear equation using a novel nonlinear activation function.
Neurocomputing, 2019

Single Event Transient Propagation Probabilities Analysis for Nanometer CMOS Circuits.
J. Electron. Test., 2019

Analysis and FPGA Realization of a Novel 5D Hyperchaotic Four-Wing Memristive System, Active Control Synchronization, and Secure Communication Application.
Complex., 2019

Design and FPGA Implementation of a Pseudorandom Number Generator Based on a Four-Wing Memristive Hyperchaotic System and Bernoulli Map.
IEEE Access, 2019

A Secure DFT Architecture Protecting Crypto Chips Against Scan-Based Attacks.
IEEE Access, 2019

A Semantic Segmentation Approach Based on DeepLab Network in High-Resolution Remote Sensing Images.
Proceedings of the Image and Graphics - 10th International Conference, 2019

2018
Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory.
Proceedings of the 27th IEEE Asian Test Symposium, 2018

2017
A novel test data compression approach based on bit reversion.
IEICE Electron. Express, 2017

Reliability evaluation of logic circuits based on transient faults propagation metrics.
IEICE Electron. Express, 2017

2016
A parallel-SSHI rectifier for ultra-low-voltage piezoelectric vibration energy harvesting.
IEICE Electron. Express, 2016

The Design of Augmented Reality-Based Learning System Applied in U-Learning Environment.
Proceedings of the E-Learning and Games - 10th International Conference, 2016

2015
An efficient small-delay faults simulator based on critical path tracing.
Int. J. Circuit Theory Appl., 2015

Harzard-Based ATPG for Improving Delay Test Quality.
J. Electron. Test., 2015

2014
BEE OS: Supporting Batch Execution with a Preemptive Real-Time Kernel.
Proceedings of the Advances in Wireless Sensor Networks - The 8th China Conference, 2014

2013
Low power logic BIST with high test effectiveness.
IEICE Electron. Express, 2013


  Loading...