André Sülflow

According to our database1, André Sülflow authored at least 28 papers between 2006 and 2015.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2015
Incorporating user preferences in many-objective optimization using relation ε-preferred.
Natural Computing, 2015

Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation.
Proceedings of the 24th IEEE Asian Test Symposium, 2015

2014
Latency Analysis for Sequential Circuits.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2014

2013
Automated design debugging in a testbench-based verification environment.
Microprocessors and Microsystems - Embedded Hardware Design, 2013

Incorporating User Preferences in Many-Objective Optimization using Relation Epsilon-Preferred.
Proceedings of the IJCCI 2013, 2013

2012
FoREnSiC- An Automatic Debugging Environment for C Programs.
Proceedings of the Hardware and Software: Verification and Testing, 2012

2011
Effective Robustness Analysis Using Bounded Model Checking Techniques.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2011

Latency Analysis for Sequential Circuits.
Proceedings of the 16th European Test Symposium, 2011

Automated Design Debugging in a Testbench-Based Verification Environment.
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011

2010
WoLFram - a word level framework for formal verification and its application.
PhD thesis, 2010

Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen (Automated Formal Verification of Fault Tolerance for Circuits).
it - Information Technology, 2010

Towards Unifying Localization and Explanation for Automated Debugging.
Proceedings of the 11th International Workshop on Microprocessor Test and Verification, 2010

Using QBF to increase accuracy of SAT-based debugging.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Automatic Fault Localization for Programmable Logic Controllers.
Proceedings of the FORMS/FORMAT 2010, 2010

Bounded Fault Tolerance Checking.
Proceedings of the 2010 Forum on specification & Design Languages, 2010

RobuCheck: A Robustness Checker for Digital Circuits.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010

2009
WoLFram- A Word Level Framework for Formal Verification.
Proceedings of the Twentienth IEEE/IFIP International Symposium on Rapid System Prototyping, 2009

Increasing the Accuracy of SAT-based Debugging.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2009

Evaluation of Cardinality Constraints on SMT-Based Debugging.
Proceedings of the ISMVL 2009, 2009

Robustness Check for Multiple Faults Using Formal Techniques.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009

Increasing the accuracy of SAT-based debugging.
Proceedings of the Design, Automation and Test in Europe, 2009

SWORD - Module-based SAT Solving.
Proceedings of the Algorithms and Applications for Next Generation SAT Solvers, 08.11., 2009

Computing bounds for fault tolerance using formal techniques.
Proceedings of the 46th Design Automation Conference, 2009

2008
Debugging Design Errors by Using Unsatisfiable Cores.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2008

Using unsatisfiable cores to debug multiple design errors.
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008

2007
Verbesserte SAT basierte Fehlerdiagnose durch Widerspruchanalyse.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2007

Modeling a Fully Scalable Reed-Solomon Encoder/Decoder over GF(p^{m}) in SystemC.
Proceedings of the 37th International Symposium on Multiple-Valued Logic, 2007

2006
Robust Multi-Objective Optimization in High Dimensional Spaces.
Proceedings of the Evolutionary Multi-Criterion Optimization, 4th International Conference, 2006


  Loading...