Francisco Gámiz
Orcid: 0000-0002-5072-7924
According to our database1,
Francisco Gámiz
authored at least 18 papers
between 2004 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
On csauthors.net:
Bibliography
2022
Influence of Punch Trough Stop Layer and Well Depths on the Robustness of Bulk FinFETs to Heavy Ions Impact.
IEEE Access, 2022
2021
Metamaterial-Based Reconfigurable Intelligent Surface: 3D Meta-Atoms Controlled by Graphene Structures.
IEEE Commun. Mag., 2021
2020
Dual PN Source/Drain Reconfigurable FET for Fast and Low-Voltage Reprogrammable Logic.
IEEE Access, 2020
2019
Simulation Perspectives of Sub-1V Single-Supply Z<sup>2</sup>-FET 1T-DRAM Cells for Low-Power.
IEEE Access, 2019
IEEE Access, 2019
Multi-Subband Ensemble Monte Carlo Simulator for Nanodevices in the End of the Roadmap.
Proceedings of the Large-Scale Scientific Computing - 12th International Conference, 2019
Techniques for Statistical Enhancement in a 2D Multi-subband Ensemble Monte Carlo Nanodevice Simulator.
Proceedings of the Large-Scale Scientific Computing - 12th International Conference, 2019
Proceedings of the 49th European Solid-State Device Research Conference, 2019
2018
Impact of the Trap Attributes on the Gate Leakage Mechanisms in a 2D MS-EMC Nanodevice Simulator.
Proceedings of the Numerical Methods and Applications - 9th International Conference, 2018
2017
Proceedings of the 47th European Solid-State Device Research Conference, 2017
2015
Threshold voltage and on-current Variability related to interface traps spatial distribution.
Proceedings of the 45th European Solid State Device Research Conference, 2015
2014
A parallel deterministic solver for the Schrödinger-Poisson-Boltzmann system in ultra-short DG-MOSFETs: Comparison with Monte-Carlo.
Comput. Math. Appl., 2014
Proceedings of the 44th European Solid State Device Research Conference, 2014
2013
Influence of the interface trap location on the performance and variability of ultra-scaled MOSFETs.
Microelectron. Reliab., 2013
Optimisation and parallelisation of a 2D MOSFET multi-subband ensemble Monte Carlo simulator.
Int. J. High Perform. Comput. Appl., 2013
2012
Multibranch mobility characterization: Evidence of carrier mobility enhancement by back-gate biasing in FD-SOI MOSFET.
Proceedings of the 2012 European Solid-State Device Research Conference, 2012
2004
IEEE Trans. Ind. Electron., 2004