Jean-François Méhaut

Orcid: 0000-0003-1047-7462

Affiliations:
  • Université Grenoble Alpes, Saint-Martin-d'Heres, France


According to our database1, Jean-François Méhaut authored at least 107 papers between 1991 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
LWMPI: An MPI library for NoC-based lightweight manycore processors with on-chip memory constraints.
Concurr. Comput. Pract. Exp., 2023

2021
ARTful: A model for user-defined schedulers targeting multiple high-performance computing runtime systems.
Softw. Pract. Exp., 2021

Inter-kernel communication facility of a distributed operating system for NoC-based lightweight manycores.
J. Parallel Distributed Comput., 2021

Co-Designing Clusters of Lightweight Manycores and Asymmetric Operating System Kernels.
IEEE Embed. Syst. Lett., 2021

Memory allocation anomalies in high-performance computing applications: A study with numerical simulations.
Concurr. Comput. Pract. Exp., 2021

2020
I/O performance of the Santos Dumont supercomputer.
Int. J. High Perform. Comput. Appl., 2020

Increasing the efficiency of Fog Nodes through of Priority-based Load Balancing.
Proceedings of the IEEE Symposium on Computers and Communications, 2020

A Parallel Graph Partitioning Approach to Enhance Community Detection in Social Networks.
Proceedings of the IEEE Symposium on Computers and Communications, 2020

Characterization Research on I/O Improvements Targeting DISC and HPC Applications.
Proceedings of the 46th Annual Conference of the IEEE Industrial Electronics Society, 2020

An Implementation Science Effort in a Heterogenous Edge Computing Platform to Support a Case Study of a Virtual Scenario Application.
Proceedings of the Advances on P2P, Parallel, Grid, Cloud and Internet Computing, 2020

2019
A comprehensive performance evaluation of the BinLPT workload-aware loop scheduler.
Concurr. Comput. Pract. Exp., 2019

Energy efficiency and I/O performance of low-power architectures.
Concurr. Comput. Pract. Exp., 2019

Applying Data Structure Succinctness to Graph Numbering For Efficient Graph Analysis.
ARIMA J., 2019

On the Performance and Isolation of Asymmetric Microkernel Design for Lightweight Manycores.
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019

Managing Power Demand and Load Imbalance to Save Energy on Systems with Heterogeneous CPU Speeds.
Proceedings of the 31st International Symposium on Computer Architecture and High Performance Computing, 2019

Instrumental Data Management and Scientific Workflow Execution: the CEA Case Study.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019

On server-side file access pattern matching.
Proceedings of the 17th International Conference on High Performance Computing & Simulation, 2019

Optimizing Water Cooling Applications on Shared Memory Systems.
Proceedings of the High Performance Computing - 6th Latin American Conference, 2019

2018
BOAST: A metaprogramming framework to produce portable and efficient computing kernels for HPC applications
Int. J. High Perform. Comput. Appl., 2018

An autonomic-computing approach on mapping threads to multi-cores for software transactional memory.
Concurr. Comput. Pract. Exp., 2018

Reducing Global Schedulers Complexity through Runtime System Decoupling.
Proceedings of the Symposium on High Performance Computing Systems, 2018

Design Space Exploration of Energy Efficient NoC-and Cache-Based Many-Core Architecture.
Proceedings of the 30th International Symposium on Computer Architecture and High Performance Computing, 2018

Improving Performance and Energy Efficiency of Geophysics Applications on GPU Architectures.
Proceedings of the High Performance Computing - 5th Latin American Conference, 2018

2017
Interactive Runtime Verification.
CoRR, 2017

CAP Bench: a benchmark suite for performance and energy evaluation of low-power many-core processors.
Concurr. Comput. Pract. Exp., 2017

Design methodology for workload-aware loop scheduling strategies based on genetic algorithm and simulation.
Concurr. Comput. Pract. Exp., 2017

Social network ordering based on communities to reduce cache misses [Numérotation des graphes sociaux basée sur les communautés pour la réduction des défauts de cache].
ARIMA J., 2017

Using the Nanvix Operating System in Undergraduate Operating System Courses.
Proceedings of the VII Brazilian Symposium on Computing Systems Engineering, 2017


TWINS: Server Access Coordination in the I/O Forwarding Layer.
Proceedings of the 25th Euromicro International Conference on Parallel, 2017

Using Complex-Network Properties for Efficient Graph Analysis.
Proceedings of the Parallel Computing is Everywhere, 2017

Dynamic Load Balancing of Monte Carlo Particle Transport Applications on HPC Clusters.
Proceedings of the Parallel Computing is Everywhere, 2017

Interactive Runtime Verification - When Interactive Debugging Meets Runtime Verification.
Proceedings of the 28th IEEE International Symposium on Software Reliability Engineering, 2017

Assessing the Performance of the SRR Loop Scheduler with Irregular Workloads.
Proceedings of the International Conference on Computational Science, 2017

Using Power Demand and Residual Load Imbalance in the Load Balancing to Save Energy of Parallel Systems.
Proceedings of the International Conference on Computational Science, 2017

2016
Seismic wave propagation simulations on low-power and performance-centric manycores.
Parallel Comput., 2016


Control of autonomic parallelism adaptation on software transactional memory.
Proceedings of the International Conference on High Performance Computing & Simulation, 2016

Autonomic Parallelism and Thread Mapping Control on Software Transactional Memory.
Proceedings of the 2016 IEEE International Conference on Autonomic Computing, 2016

Exploration of Load Balancing Thresholds to Save Energy on Iterative Applications.
Proceedings of the High Performance Computing - Third Latin American Conference, 2016

2015
On the energy efficiency and performance of irregular application executions on multicore, NUMA and manycore platforms.
J. Parallel Distributed Comput., 2015

Performance/energy trade-off in scientific computing: the case of ARM big.LITTLE and Intel Sandy Bridge.
IET Comput. Digit. Tech., 2015

Faithful performance prediction of a dynamic task-based runtime system for heterogeneous multi-core architectures.
Concurr. Comput. Pract. Exp., 2015

Evaluating SEU fault-injection on parallel applications implemented on multicore processors.
Proceedings of the IEEE 6th Latin American Symposium on Circuits & Systems, 2015

Data mining approach to temporal debugging of embedded streaming applications.
Proceedings of the 2015 International Conference on Embedded Software, 2015

Reducing trace size in multimedia applications endurance tests.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2014
Adaptive thread mapping strategies for transactional memory applications.
J. Parallel Distributed Comput., 2014

Automatic Skeleton-Driven Memory Affinity for Transactional Worklist Applications.
Int. J. Parallel Program., 2014

A topology-aware load balancing algorithm for clustered hierarchical multi-core machines.
Future Gener. Comput. Syst., 2014

Para Miner: a generic pattern mining algorithm for multi-core architectures.
Data Min. Knowl. Discov., 2014

Performance comparison between Java and JNI for optimal implementation of computational micro-kernels.
CoRR, 2014

Energy Efficient Seismic Wave Propagation Simulation on a Low-Power Manycore Processor.
Proceedings of the 26th IEEE International Symposium on Computer Architecture and High Performance Computing, 2014

Improving the Performance of Seismic Wave Simulations with Dynamic Load Balancing.
Proceedings of the 22nd Euromicro International Conference on Parallel, 2014

Preliminary results of SEU fault-injection on multicore processors in AMP mode.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014

Saving energy by exploiting residual imbalances on iterative applications.
Proceedings of the 21st International Conference on High Performance Computing, 2014

Modeling and Simulation of a Dynamic Task-Based Runtime System for Heterogeneous Multi-core Architectures.
Proceedings of the Euro-Par 2014 Parallel Processing, 2014

2013
Analysis of computing and energy performance of multicore, NUMA, and manycore platforms for an irregular application.
Proceedings of the 3rd Workshop on Irregular Applications - Architectures and Algorithms, 2013

A novel approach for interactive debugging of dynamic dataflow embedded applications.
Proceedings of the 28th Annual ACM Symposium on Applied Computing, 2013

Interactive Debugging of Dynamic Dataflow Embedded Applications.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

A NUMA-Aware Runtime Environment for the Actor Model.
Proceedings of the 42nd International Conference on Parallel Processing, 2013

Actor scheduling for multicore hierarchical memory platforms.
Proceedings of the Twelfth ACM SIGPLAN Erlang Workshop, 2013

Performance analysis of HPC applications on low-power embedded platforms.
Proceedings of the Design, Automation and Test in Europe, 2013

Improving the performance of actor model runtime environments on multicore and manycore platforms.
Proceedings of the 2013 Workshop on Programming based on Actors, 2013

2012
Memory-aware Thread and Data Mapping for Hierarchical Multi-core Platforms.
Int. J. Netw. Comput., 2012

Debugging component-based embedded applications.
Proceedings of the Workshop on Software and Compilers for Embedded Systems, 2012

A Hierarchical Approach for Load Balancing on Parallel Multi-core Systems.
Proceedings of the 41st International Conference on Parallel Processing, 2012

Asymptotically Optimal Load Balancing for Hierarchical Multi-Core Systems.
Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems, 2012

Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications.
Proceedings of the Euro-Par 2012 Parallel Processing - 18th International Conference, 2012

Towards automatic actor pinning on multi-core architectures.
Proceedings of the Eleventh ACM SIGPLAN Erlang Workshop, 2012

Debugging embedded multimedia application traces through periodic pattern mining.
Proceedings of the 12th International Conference on Embedded Software, 2012

2011
Scheduling of Computing Services on Intranet Networks.
IEEE Trans. Serv. Comput., 2011

Analysis and Tracing of Applications Based on Software Transactional Memory on Multicore Architectures.
Proceedings of the 19th International Euromicro Conference on Parallel, 2011

Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms.
Proceedings of the 25th IEEE International Symposium on Parallel and Distributed Processing, 2011

A machine learning-based approach for thread mapping on transactional memory applications.
Proceedings of the 18th International Conference on High Performance Computing, 2011

Introduction.
Proceedings of the Euro-Par 2011 Parallel Processing - 17th International Conference, 2011

A Contention-Aware Performance Model for HPC-Based Networks: A Case Study of the InfiniBand Network.
Proceedings of the Euro-Par 2011 Parallel Processing - 17th International Conference, 2011

A Generic Component-Based Approach to MPSoC Observation.
Proceedings of the IEEE/IFIP 9th International Conference on Embedded and Ubiquitous Computing, 2011

Resource Management of Virtual Infrastructure for On-demand SaaS Services.
Proceedings of the CLOSER 2011, 2011

2010
Improving Memory Affinity of Geophysics Applications on NUMA Platforms Using Minas.
Proceedings of the High Performance Computing for Computational Science - VECPAR 2010, 2010

Memory affinity management for numerical scientific applications over Multi-core Multiprocessors with Hierarchical Memory.
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010

Discovering closed frequent itemsets on multicore: Parallelizing computations and optimizing memory accesses.
Proceedings of the 2010 International Conference on High Performance Computing & Simulation, 2010

Découverte d'itemsets fréquents fermés sur architecture multicoeurs.
Proceedings of the Extraction et gestion des connaissances (EGC'2010), 2010

High Performance Computing on Demand: Sharing and Mutualization of Clusters.
Proceedings of the 24th IEEE International Conference on Advanced Information Networking and Applications, 2010

2009
Memory Affinity for Hierarchical Shared Memory Multiprocessors.
Proceedings of the 21st International Symposium on Computer Architecture and High Performance Computing, 2009

Parallel simulations of seismic wave propagation on NUMA architectures.
Proceedings of the Parallel Computing: From Multicores and GPU's to Petascale, 2009

NUMA-ICTM: A parallel version of ICTM exploiting memory placement strategies for NUMA machines.
Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Processing, 2009

Towards a Component-Based Observation of MPSoC.
Proceedings of the ICPPW 2009, 2009

PaSTeL: Parallel Runtime and Algorithms for Small Datasets.
Proceedings of the 2009 International Conference on Complex, 2009

2008
Modèle de communications concurrentes sur des grappes SMP.
Tech. Sci. Informatiques, 2008

Predictive models for bandwidth sharing in high performance clusters.
Proceedings of the 2008 IEEE International Conference on Cluster Computing, 29 September, 2008

Scheduling Deadline-Constrained Checkpointing on Virtual Clusters.
Proceedings of the 3rd IEEE Asia-Pacific Services Computing Conference, 2008

2005
Prediction of Communication Latency over Complex Network Behaviors on SMP Clusters.
Proceedings of the Formal Techniques for Computer Systems and Business Processes, 2005

2002
Madeleine II: a portable and efficient communication library for high-performance cluster computing.
Parallel Comput., 2002

High Performance Computing on Heterogeneous Clusters with the Madeleine II Communication Library.
Clust. Comput., 2002

2001
A Methodology of Parallelization for Continuous Verified Global Optimization.
Proceedings of the Parallel Processing and Applied Mathematics, 2001

2000
Using the VI Architecture to Build Distributed, Multithreaded Runtime Systems: A Case Study.
Proceedings of the Applied Computing 2000, 2000

Madeleine II: a Portable and Efficient Communication Library for High-Performance Cluster Computing.
Proceedings of the 2000 IEEE International Conference on Cluster Computing (CLUSTER 2000), November 28th, 2000

1999
MC-PM<sup>2</sup>: Multi-Cluster Approach With PM<sup>2</sup>.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 1999

Efficient Communications in Multithreaded Runtime Systems.
Proceedings of the Parallel and Distributed Processing, 1999

Multi-protocol Communications and High Speed Networks.
Proceedings of the Euro-Par '99 Parallel Processing, 5th International Euro-Par Conference, Toulouse, France, August 31, 1999

1998
Madeleine: An Efficient and Portable Communication Interface for RPC-Based Multithreaded Environments.
Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, 1998

1997
Architecture Virtualization with Mobile Threads.
Proceedings of the Parallel Computing: Fundamentals, 1997

1995
PM2: Parallel Multithreaded Machine. A Computing Environment for Distributed Architectures.
Proceedings of the Parallel Computing: State-of-the-Art and Perspectives, 1995

1994
Object Spaces, Cooperation Spaces and Groups.
Proceedings of the 6th ACM SIGOPS European Workshop: Matching Operating Systems to Application Needs, 1994

1993
Execution replay of parallel programs.
Proceedings of the 1993 Euromicro Workshop on Parallel and Distributed Processing, 1993

1992
Communicating active components: An environment for concurrent applications on parallel machines.
Microprocess. Microprogramming, 1992

1991
An analysis of communication and multiprogramming in the Helios operating system.
Microprocessing and Microprogramming, 1991


  Loading...