Joachim Falk

According to our database1, Joachim Falk authored at least 37 papers between 2006 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2019
Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization.
ACM Trans. Design Autom. Electr. Syst., 2019

Adaptive Predictive Power Management for Mobile LTE Devices.
CoRR, 2019

On the Analytic Evaluation of Schedules via Max-Plus Algebra for DSE of Multi-Core Architectures.
Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems, 2019

Optimizing Exploratory Workflows for Embedded Platform Trace Analysis and Its Application to Mobile Devices.
Proceedings of the HCI International 2019 - Late Breaking Papers, 2019

2018
A predictive dynamic power management for LTE-Advanced mobile devices.
Proceedings of the 2018 IEEE Wireless Communications and Networking Conference, 2018

Reinforcement Learning for Power-Efficient Grant Prediction in LTE.
Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, 2018

Model-Based Design Automation of Hardware/Software Co-Designs for Xilinx Zynq PSoCs.
Proceedings of the 2018 International Conference on ReConFigurable Computing and FPGAs, 2018

2017
SysteMoC: A Data-Flow Programming Language for Codesign.
Proceedings of the Handbook of Hardware/Software Codesign., 2017

Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs.
Signal Processing Systems, 2017

Automatic Conversion of Simulink Models to SysteMoC Actor Networks.
Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, 2017

Exploiting Predictability in Dynamic Network Communication for Power-Efficient Data Transmission in LTE Radio Systems.
Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, 2017

High-Level Synthesis for Hardware/Software Co-Design of Distributed Smart Camera Systems.
Proceedings of the 11th International Conference on Distributed Smart Cameras, 2017

2016
Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design.
Proceedings of the 19th GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, 2016

2015
A Clustering-Based MPSoC Design Flow for Data Flow-Oriented Applications.
PhD thesis, 2015

Automatic communication-driven virtual prototyping and design for networked embedded systems.
Microprocessors and Microsystems - Embedded Hardware Design, 2015

Throughput-optimizing Compilation of Dataflow Applications for Multi-Cores using Quasi-Static Scheduling.
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015

Quasi-static scheduling of data flow graphs in the presence of limited channel capacities.
Proceedings of the 13th IEEE Symposium on Embedded Systems For Real-time Multimedia, 2015

2014
Communication-Driven Automatic Virtual Prototyping for Networked Embedded Systems.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014

Model-based actor multiplexing with application to complex communication protocols.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Performance analysis of weakly-consistent scenario-aware dataflow graphs.
Proceedings of the 48th Asilomar Conference on Signals, Systems and Computers, 2014

2013
Integrated Modeling Using Finite State Machines and Dataflow Graphs.
, 2013

A rule-based quasi-static scheduling approach for static islands in dynamic dataflow graphs.
ACM Trans. Embedded Comput. Syst., 2013

Model-Based Representation of Schedules for Dataflow Graphs.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2013

Representing mapping and scheduling decisions within dataflow graphs.
Proceedings of the 2013 Forum on specification and Design Languages, 2013

2012
Exploiting Model-Knowledge in High-Level Synthesis.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2012

2011
A rule-based static dataflow clustering algorithm for efficient embedded software synthesis.
Proceedings of the Design, Automation and Test in Europe, 2011

2010
Analysis of SystemC actor networks for efficient synthesis.
ACM Trans. Embedded Comput. Syst., 2010

Integrating Hardware/Firmware Verification Efforts Using SystemC High-Level Models.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2010

Efficient High-Level modeling in the networking domain.
Proceedings of the Design, Automation and Test in Europe, 2010

Integrated Modeling using Finite State Machines and Dataflow Graphs.
Proceedings of the Handbook of Signal Processing Systems, 2010

2009
SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications.
ACM Trans. Design Autom. Electr. Syst., 2009

2008
Classification of General Data Flow Actors into Known Models of Computation.
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008

A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications.
Proceedings of the 8th ACM & IEEE International conference on Embedded software, 2008

2007
A SystemC-Based Design Methodology for Digital Signal Processing Systems.
EURASIP J. Emb. Sys., 2007

Actor-Oriented Modeling and Simulation of Sliding Window Image Processing Algorithms.
Proceedings of the 2007 5th Workshop on Embedded Systems for Real-Time Multimedia, 2007

2006
Efficient Representation and Simulation of Model-Based Designs.
Proceedings of the Forum on specification and Design Languages, 2006

Task-accurate performance modeling in SystemC for real-time multi-processor architectures.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006


  Loading...